GK SDK 源码库: XMIPCLinuxV100R005C00SPC030 (kernel/tools/open_source excluded)
This commit is contained in:
@@ -0,0 +1,130 @@
|
||||
// SPDX-License-Identifier: GPL-2.0+
|
||||
/*
|
||||
* Copyright 2014 Broadcom Corporation.
|
||||
*/
|
||||
|
||||
#include <common.h>
|
||||
#include <div64.h>
|
||||
#include <time.h>
|
||||
#include <asm/io.h>
|
||||
#include <asm/iproc-common/timer.h>
|
||||
#include <asm/iproc-common/sysmap.h>
|
||||
|
||||
static inline uint64_t timer_global_read(void)
|
||||
{
|
||||
uint64_t cur_tick;
|
||||
uint32_t count_h;
|
||||
uint32_t count_l;
|
||||
|
||||
do {
|
||||
count_h = readl(IPROC_PERIPH_GLB_TIM_REG_BASE +
|
||||
TIMER_GLB_HI_OFFSET);
|
||||
count_l = readl(IPROC_PERIPH_GLB_TIM_REG_BASE +
|
||||
TIMER_GLB_LOW_OFFSET);
|
||||
cur_tick = readl(IPROC_PERIPH_GLB_TIM_REG_BASE +
|
||||
TIMER_GLB_HI_OFFSET);
|
||||
} while (cur_tick != count_h);
|
||||
|
||||
return (cur_tick << 32) + count_l;
|
||||
}
|
||||
|
||||
void timer_global_init(void)
|
||||
{
|
||||
writel(0, IPROC_PERIPH_GLB_TIM_REG_BASE + TIMER_GLB_CTRL_OFFSET);
|
||||
writel(0, IPROC_PERIPH_GLB_TIM_REG_BASE + TIMER_GLB_LOW_OFFSET);
|
||||
writel(0, IPROC_PERIPH_GLB_TIM_REG_BASE + TIMER_GLB_HI_OFFSET);
|
||||
writel(TIMER_GLB_TIM_CTRL_TIM_EN,
|
||||
IPROC_PERIPH_GLB_TIM_REG_BASE + TIMER_GLB_CTRL_OFFSET);
|
||||
}
|
||||
|
||||
int timer_init(void)
|
||||
{
|
||||
timer_global_init();
|
||||
return 0;
|
||||
}
|
||||
|
||||
unsigned long get_timer(unsigned long base)
|
||||
{
|
||||
uint64_t count;
|
||||
uint64_t ret;
|
||||
uint64_t tim_clk;
|
||||
uint64_t periph_clk;
|
||||
|
||||
count = timer_global_read();
|
||||
|
||||
/* default arm clk is 1GHz, periph_clk=arm_clk/2, tick per msec */
|
||||
periph_clk = 500000;
|
||||
tim_clk = lldiv(periph_clk,
|
||||
(((readl(IPROC_PERIPH_GLB_TIM_REG_BASE +
|
||||
TIMER_GLB_CTRL_OFFSET) &
|
||||
TIMER_GLB_TIM_CTRL_PRESC_MASK) >> 8) + 1));
|
||||
|
||||
ret = lldiv(count, (uint32_t)tim_clk);
|
||||
|
||||
/* returns msec */
|
||||
return ret - base;
|
||||
}
|
||||
|
||||
void __udelay(unsigned long usec)
|
||||
{
|
||||
uint64_t cur_tick, end_tick;
|
||||
uint64_t tim_clk;
|
||||
uint64_t periph_clk;
|
||||
|
||||
/* default arm clk is 1GHz, periph_clk=arm_clk/2, tick per usec */
|
||||
periph_clk = 500;
|
||||
|
||||
tim_clk = lldiv(periph_clk,
|
||||
(((readl(IPROC_PERIPH_GLB_TIM_REG_BASE +
|
||||
TIMER_GLB_CTRL_OFFSET) &
|
||||
TIMER_GLB_TIM_CTRL_PRESC_MASK) >> 8) + 1));
|
||||
|
||||
cur_tick = timer_global_read();
|
||||
|
||||
end_tick = tim_clk;
|
||||
end_tick *= usec;
|
||||
end_tick += cur_tick;
|
||||
|
||||
do {
|
||||
cur_tick = timer_global_read();
|
||||
|
||||
} while (cur_tick < end_tick);
|
||||
}
|
||||
|
||||
void timer_systick_init(uint32_t tick_ms)
|
||||
{
|
||||
/* Disable timer and clear interrupt status*/
|
||||
writel(0, IPROC_PERIPH_PVT_TIM_REG_BASE + TIMER_PVT_CTRL_OFFSET);
|
||||
writel(TIMER_PVT_TIM_INT_STATUS_SET,
|
||||
IPROC_PERIPH_PVT_TIM_REG_BASE + TIMER_PVT_STATUS_OFFSET);
|
||||
writel((PLL_AXI_CLK/1000) * tick_ms,
|
||||
IPROC_PERIPH_PVT_TIM_REG_BASE + TIMER_PVT_LOAD_OFFSET);
|
||||
writel(TIMER_PVT_TIM_CTRL_INT_EN |
|
||||
TIMER_PVT_TIM_CTRL_AUTO_RELD |
|
||||
TIMER_PVT_TIM_CTRL_TIM_EN,
|
||||
IPROC_PERIPH_PVT_TIM_REG_BASE + TIMER_PVT_CTRL_OFFSET);
|
||||
}
|
||||
|
||||
void timer_systick_isr(void *data)
|
||||
{
|
||||
writel(TIMER_PVT_TIM_INT_STATUS_SET,
|
||||
IPROC_PERIPH_PVT_TIM_REG_BASE + TIMER_PVT_STATUS_OFFSET);
|
||||
}
|
||||
|
||||
/*
|
||||
* This function is derived from PowerPC code (read timebase as long long).
|
||||
* On ARM it just returns the timer value in msec.
|
||||
*/
|
||||
unsigned long long get_ticks(void)
|
||||
{
|
||||
return get_timer(0);
|
||||
}
|
||||
|
||||
/*
|
||||
* This is used in conjuction with get_ticks, which returns msec as ticks.
|
||||
* Here we just return ticks/sec = msec/sec = 1000
|
||||
*/
|
||||
ulong get_tbclk(void)
|
||||
{
|
||||
return 1000;
|
||||
}
|
||||
Reference in New Issue
Block a user