GK SDK 源码库: XMIPCLinuxV100R005C00SPC030 (kernel/tools/open_source excluded)
This commit is contained in:
@@ -0,0 +1,214 @@
|
||||
// SPDX-License-Identifier: GPL-2.0+
|
||||
/*
|
||||
* sys_info.c
|
||||
*
|
||||
* System information functions
|
||||
*
|
||||
* Copyright (C) 2011, Texas Instruments, Incorporated - http://www.ti.com/
|
||||
*
|
||||
* Derived from Beagle Board and 3430 SDP code by
|
||||
* Richard Woodruff <r-woodruff2@ti.com>
|
||||
* Syed Mohammed Khasim <khasim@ti.com>
|
||||
*/
|
||||
|
||||
#include <common.h>
|
||||
#include <asm/io.h>
|
||||
#include <asm/arch/sys_proto.h>
|
||||
#include <asm/arch/cpu.h>
|
||||
#include <asm/arch/clock.h>
|
||||
#include <power/tps65910.h>
|
||||
#include <linux/compiler.h>
|
||||
|
||||
struct ctrl_stat *cstat = (struct ctrl_stat *)CTRL_BASE;
|
||||
|
||||
/**
|
||||
* get_cpu_rev(void) - extract rev info
|
||||
*/
|
||||
u32 get_cpu_rev(void)
|
||||
{
|
||||
u32 id;
|
||||
u32 rev;
|
||||
|
||||
id = readl(DEVICE_ID);
|
||||
rev = (id >> 28) & 0xff;
|
||||
|
||||
return rev;
|
||||
}
|
||||
|
||||
/**
|
||||
* get_cpu_type(void) - extract cpu info
|
||||
*/
|
||||
u32 get_cpu_type(void)
|
||||
{
|
||||
u32 id = 0;
|
||||
u32 partnum;
|
||||
|
||||
id = readl(DEVICE_ID);
|
||||
partnum = (id >> 12) & 0xffff;
|
||||
|
||||
return partnum;
|
||||
}
|
||||
|
||||
/**
|
||||
* get_sysboot_value(void) - return SYS_BOOT[4:0]
|
||||
*/
|
||||
u32 get_sysboot_value(void)
|
||||
{
|
||||
return readl(&cstat->statusreg) & SYSBOOT_MASK;
|
||||
}
|
||||
|
||||
u32 get_sys_clk_index(void)
|
||||
{
|
||||
struct ctrl_stat *ctrl = (struct ctrl_stat *)CTRL_BASE;
|
||||
u32 ind = readl(&ctrl->statusreg);
|
||||
|
||||
#ifdef CONFIG_AM43XX
|
||||
u32 src;
|
||||
src = (ind & CTRL_CRYSTAL_FREQ_SRC_MASK) >> CTRL_CRYSTAL_FREQ_SRC_SHIFT;
|
||||
if (src == CTRL_CRYSTAL_FREQ_SRC_EFUSE) /* Value read from EFUSE */
|
||||
return ((ind & CTRL_CRYSTAL_FREQ_SELECTION_MASK) >>
|
||||
CTRL_CRYSTAL_FREQ_SELECTION_SHIFT);
|
||||
else /* Value read from SYS BOOT pins */
|
||||
#endif
|
||||
return ((ind & CTRL_SYSBOOT_15_14_MASK) >>
|
||||
CTRL_SYSBOOT_15_14_SHIFT);
|
||||
}
|
||||
|
||||
|
||||
#ifdef CONFIG_DISPLAY_CPUINFO
|
||||
static char *cpu_revs[] = {
|
||||
"1.0",
|
||||
"2.0",
|
||||
"2.1"};
|
||||
|
||||
static char *cpu_revs_am43xx[] = {
|
||||
"1.0",
|
||||
"1.1",
|
||||
"1.2"};
|
||||
|
||||
static char *dev_types[] = {
|
||||
"TST",
|
||||
"EMU",
|
||||
"HS",
|
||||
"GP"};
|
||||
|
||||
/**
|
||||
* Print CPU information
|
||||
*/
|
||||
int print_cpuinfo(void)
|
||||
{
|
||||
char *cpu_s, *sec_s, *rev_s;
|
||||
char **cpu_rev_arr = cpu_revs;
|
||||
|
||||
switch (get_cpu_type()) {
|
||||
case AM335X:
|
||||
cpu_s = "AM335X";
|
||||
break;
|
||||
case TI81XX:
|
||||
cpu_s = "TI81XX";
|
||||
break;
|
||||
case AM437X:
|
||||
cpu_s = "AM437X";
|
||||
cpu_rev_arr = cpu_revs_am43xx;
|
||||
break;
|
||||
default:
|
||||
cpu_s = "Unknown CPU type";
|
||||
break;
|
||||
}
|
||||
|
||||
if (get_cpu_rev() < ARRAY_SIZE(cpu_revs))
|
||||
rev_s = cpu_rev_arr[get_cpu_rev()];
|
||||
else
|
||||
rev_s = "?";
|
||||
|
||||
if (get_device_type() < ARRAY_SIZE(dev_types))
|
||||
sec_s = dev_types[get_device_type()];
|
||||
else
|
||||
sec_s = "?";
|
||||
|
||||
printf("CPU : %s-%s rev %s\n", cpu_s, sec_s, rev_s);
|
||||
|
||||
return 0;
|
||||
}
|
||||
#endif /* CONFIG_DISPLAY_CPUINFO */
|
||||
|
||||
#ifdef CONFIG_AM33XX
|
||||
int am335x_get_efuse_mpu_max_freq(struct ctrl_dev *cdev)
|
||||
{
|
||||
int sil_rev;
|
||||
|
||||
sil_rev = readl(&cdev->deviceid) >> 28;
|
||||
|
||||
if (sil_rev == 0) {
|
||||
/* No efuse in PG 1.0. Use max speed */
|
||||
return MPUPLL_M_720;
|
||||
} else if (sil_rev >= 1) {
|
||||
/* Check what the efuse says our max speed is. */
|
||||
int efuse_arm_mpu_max_freq, package_type;
|
||||
efuse_arm_mpu_max_freq = readl(&cdev->efuse_sma);
|
||||
package_type = (efuse_arm_mpu_max_freq & PACKAGE_TYPE_MASK) >>
|
||||
PACKAGE_TYPE_SHIFT;
|
||||
|
||||
/* PG 2.0, efuse may not be set. */
|
||||
if (package_type == PACKAGE_TYPE_UNDEFINED || package_type ==
|
||||
PACKAGE_TYPE_RESERVED)
|
||||
return MPUPLL_M_800;
|
||||
|
||||
switch ((efuse_arm_mpu_max_freq & DEVICE_ID_MASK)) {
|
||||
case AM335X_ZCZ_1000:
|
||||
return MPUPLL_M_1000;
|
||||
case AM335X_ZCZ_800:
|
||||
return MPUPLL_M_800;
|
||||
case AM335X_ZCZ_720:
|
||||
return MPUPLL_M_720;
|
||||
case AM335X_ZCZ_600:
|
||||
case AM335X_ZCE_600:
|
||||
return MPUPLL_M_600;
|
||||
case AM335X_ZCZ_300:
|
||||
case AM335X_ZCE_300:
|
||||
return MPUPLL_M_300;
|
||||
}
|
||||
}
|
||||
|
||||
/* unknown, use the PG1.0 max */
|
||||
return MPUPLL_M_720;
|
||||
}
|
||||
|
||||
int am335x_get_mpu_vdd(int sil_rev, int frequency)
|
||||
{
|
||||
int sel_mask = am335x_get_tps65910_mpu_vdd(sil_rev, frequency);
|
||||
|
||||
switch (sel_mask) {
|
||||
case TPS65910_OP_REG_SEL_1_3_2_5:
|
||||
return 1325000;
|
||||
case TPS65910_OP_REG_SEL_1_2_0:
|
||||
return 1200000;
|
||||
case TPS65910_OP_REG_SEL_1_1_0:
|
||||
return 1100000;
|
||||
default:
|
||||
return 1262500;
|
||||
}
|
||||
}
|
||||
|
||||
int am335x_get_tps65910_mpu_vdd(int sil_rev, int frequency)
|
||||
{
|
||||
/* For PG2.0 and later, we have one set of values. */
|
||||
if (sil_rev >= 1) {
|
||||
switch (frequency) {
|
||||
case MPUPLL_M_1000:
|
||||
return TPS65910_OP_REG_SEL_1_3_2_5;
|
||||
case MPUPLL_M_800:
|
||||
return TPS65910_OP_REG_SEL_1_2_6;
|
||||
case MPUPLL_M_720:
|
||||
return TPS65910_OP_REG_SEL_1_2_0;
|
||||
case MPUPLL_M_600:
|
||||
case MPUPLL_M_500:
|
||||
case MPUPLL_M_300:
|
||||
return TPS65910_OP_REG_SEL_1_1_0;
|
||||
}
|
||||
}
|
||||
|
||||
/* Default to PG1.0 values. */
|
||||
return TPS65910_OP_REG_SEL_1_2_6;
|
||||
}
|
||||
#endif
|
||||
Reference in New Issue
Block a user