GK SDK 源码库: XMIPCLinuxV100R005C00SPC030 (kernel/tools/open_source excluded)
This commit is contained in:
@@ -0,0 +1,12 @@
|
||||
if TARGET_SBx81LIFKW
|
||||
|
||||
config SYS_BOARD
|
||||
default "SBx81LIFKW"
|
||||
|
||||
config SYS_VENDOR
|
||||
default "alliedtelesis"
|
||||
|
||||
config SYS_CONFIG_NAME
|
||||
default "SBx81LIFKW"
|
||||
|
||||
endif
|
||||
@@ -0,0 +1,7 @@
|
||||
SBx81LIFKW BOARD
|
||||
M: Chris Packham <chris.packham@alliedtelesis.co.nz>
|
||||
S: Maintained
|
||||
F: board/alliedtelesis/SBx81LIFKW/
|
||||
F: include/configs/SBx81LIFKW
|
||||
F: configs/SBx81LIFKW_defconfig
|
||||
F: arch/arm/dts/kirkwood-atl-sbx81lifkw.dts
|
||||
@@ -0,0 +1,7 @@
|
||||
# SPDX-License-Identifier: GPL-2.0+
|
||||
#
|
||||
# (C) Copyright 2010, 2018
|
||||
# Allied Telesis <www.alliedtelesis.com>
|
||||
#
|
||||
|
||||
obj-y += sbx81lifkw.o
|
||||
@@ -0,0 +1,47 @@
|
||||
# SPDX-License-Identifier: GPL-2.0+
|
||||
#
|
||||
# (C) Copyright 2018 Allied Telesis
|
||||
#
|
||||
# Refer docs/README.kwimage for more details about how-to configure
|
||||
# and create kirkwood boot image
|
||||
#
|
||||
|
||||
# Boot Media configurations
|
||||
BOOT_FROM spi # Boot from SPI flash
|
||||
|
||||
# SOC registers configuration using bootrom header extension
|
||||
# Maximum KWBIMAGE_MAX_CONFIG configurations allowed
|
||||
DATA 0xffd100e0 0x1b1b1b1b
|
||||
DATA 0xffd20134 0xffffffff
|
||||
DATA 0xffd20138 0x009fffff
|
||||
DATA 0xffd20154 0x00000000
|
||||
DATA 0xffd2014c 0x00000000
|
||||
DATA 0xffd20148 0x00000001
|
||||
|
||||
# Dram initalization for 1 x x16
|
||||
# DDR II Micron part number MT47H64M16HR-3
|
||||
# MClk 333MHz, Size 128MB, ECC disable
|
||||
#
|
||||
DATA 0xffd01400 0x43000618
|
||||
DATA 0xffd01404 0x35143000
|
||||
DATA 0xffd01408 0x11012227
|
||||
DATA 0xffd0140c 0x00000819
|
||||
DATA 0xffd01410 0x0000000d
|
||||
DATA 0xffd01414 0x00000000
|
||||
DATA 0xffd01418 0x00000000
|
||||
DATA 0xffd0141c 0x00000632
|
||||
DATA 0xffd01420 0x00000040
|
||||
DATA 0xffd01424 0x0000f07f
|
||||
DATA 0xffd01500 0x00000000 # SDRAM CS[0] Base address at 0x00000000
|
||||
DATA 0xffd01504 0x07FFFFF1 # SDRAM CS[0] Size 128MiB
|
||||
DATA 0xffd01508 0x10000000
|
||||
DATA 0xffd0150c 0x00FFFFF4 # SDRAM CS[1] Size, window disabled
|
||||
DATA 0xffd01514 0x00FFFFF8 # SDRAM CS[2] Size, window disabled
|
||||
DATA 0xffd0151c 0x00FFFFFC # SDRAM CS[3] Size, window disabled
|
||||
DATA 0xffd01494 0x00030000
|
||||
DATA 0xffd01498 0x00000000
|
||||
DATA 0xffd0149c 0x0000e803
|
||||
DATA 0xffd01480 0x00000001
|
||||
|
||||
# End of Header extension
|
||||
DATA 0x0 0x0
|
||||
@@ -0,0 +1,198 @@
|
||||
// SPDX-License-Identifier: GPL-2.0+
|
||||
/*
|
||||
* (C) Copyright 2010, 2018
|
||||
* Allied Telesis <www.alliedtelesis.com>
|
||||
*/
|
||||
|
||||
#include <common.h>
|
||||
#include <linux/io.h>
|
||||
#include <miiphy.h>
|
||||
#include <netdev.h>
|
||||
#include <status_led.h>
|
||||
#include <asm/arch/cpu.h>
|
||||
#include <asm/arch/soc.h>
|
||||
#include <asm/arch/mpp.h>
|
||||
#include <asm/arch/gpio.h>
|
||||
|
||||
/* Note: GPIO differences between specific boards
|
||||
*
|
||||
* We're trying to avoid having multiple build targets for all the Kirkwood
|
||||
* based boards one area where things tend to differ is GPIO usage. For the
|
||||
* most part the GPIOs driven by the bootloader are similar enough in function
|
||||
* that there is no harm in driving them.
|
||||
*
|
||||
* XZ4 XS6 XS16 GS24A GT40 GP24A GT24A
|
||||
* GPIO39 - INT(<) NC MUX_RST_N(>) NC POE_DIS_N(>) NC
|
||||
*/
|
||||
|
||||
#define SBX81LIFKW_OE_LOW ~(BIT(31) | BIT(30) | BIT(28) | BIT(27) | \
|
||||
BIT(18) | BIT(17) | BIT(13) | BIT(12) | \
|
||||
BIT(10))
|
||||
#define SBX81LIFKW_OE_HIGH ~(BIT(0) | BIT(1) | BIT(7))
|
||||
#define SBX81LIFKW_OE_VAL_LOW (BIT(31) | BIT(30) | BIT(28) | BIT(27))
|
||||
#define SBX81LIFKW_OE_VAL_HIGH (BIT(0) | BIT(1))
|
||||
|
||||
#define MV88E6097_RESET 27
|
||||
|
||||
DECLARE_GLOBAL_DATA_PTR;
|
||||
|
||||
struct led {
|
||||
u32 reg;
|
||||
u32 value;
|
||||
u32 mask;
|
||||
};
|
||||
|
||||
struct led amber_solid = {
|
||||
MVEBU_GPIO0_BASE,
|
||||
BIT(10),
|
||||
BIT(18) | BIT(10)
|
||||
};
|
||||
|
||||
struct led green_solid = {
|
||||
MVEBU_GPIO0_BASE,
|
||||
BIT(18) | BIT(10),
|
||||
BIT(18) | BIT(10)
|
||||
};
|
||||
|
||||
struct led amber_flash = {
|
||||
MVEBU_GPIO0_BASE,
|
||||
0,
|
||||
BIT(18) | BIT(10)
|
||||
};
|
||||
|
||||
struct led green_flash = {
|
||||
MVEBU_GPIO0_BASE,
|
||||
BIT(18),
|
||||
BIT(18) | BIT(10)
|
||||
};
|
||||
|
||||
static void status_led_set(struct led *led)
|
||||
{
|
||||
clrsetbits_le32(led->reg, led->mask, led->value);
|
||||
}
|
||||
|
||||
int board_early_init_f(void)
|
||||
{
|
||||
/*
|
||||
* default gpio configuration
|
||||
* There are maximum 64 gpios controlled through 2 sets of registers
|
||||
* the below configuration configures mainly initial LED status
|
||||
*/
|
||||
mvebu_config_gpio(SBX81LIFKW_OE_VAL_LOW,
|
||||
SBX81LIFKW_OE_VAL_HIGH,
|
||||
SBX81LIFKW_OE_LOW, SBX81LIFKW_OE_HIGH);
|
||||
|
||||
/* Multi-Purpose Pins Functionality configuration */
|
||||
static const u32 kwmpp_config[] = {
|
||||
MPP0_SPI_SCn,
|
||||
MPP1_SPI_MOSI,
|
||||
MPP2_SPI_SCK,
|
||||
MPP3_SPI_MISO,
|
||||
MPP4_UART0_RXD,
|
||||
MPP5_UART0_TXD,
|
||||
MPP6_SYSRST_OUTn,
|
||||
MPP7_PEX_RST_OUTn,
|
||||
MPP8_TW_SDA,
|
||||
MPP9_TW_SCK,
|
||||
MPP10_GPO,
|
||||
MPP11_GPIO,
|
||||
MPP12_GPO,
|
||||
MPP13_GPIO,
|
||||
MPP14_GPIO,
|
||||
MPP15_UART0_RTS,
|
||||
MPP16_UART0_CTS,
|
||||
MPP17_GPIO,
|
||||
MPP18_GPO,
|
||||
MPP19_GPO,
|
||||
MPP20_GPIO,
|
||||
MPP21_GPIO,
|
||||
MPP22_GPIO,
|
||||
MPP23_GPIO,
|
||||
MPP24_GPIO,
|
||||
MPP25_GPIO,
|
||||
MPP26_GPIO,
|
||||
MPP27_GPIO,
|
||||
MPP28_GPIO,
|
||||
MPP29_GPIO,
|
||||
MPP30_GPIO,
|
||||
MPP31_GPIO,
|
||||
MPP32_GPIO,
|
||||
MPP33_GPIO,
|
||||
MPP34_GPIO,
|
||||
MPP35_GPIO,
|
||||
MPP36_GPIO,
|
||||
MPP37_GPIO,
|
||||
MPP38_GPIO,
|
||||
MPP39_GPIO,
|
||||
MPP40_GPIO,
|
||||
MPP41_GPIO,
|
||||
MPP42_GPIO,
|
||||
MPP43_GPIO,
|
||||
MPP44_GPIO,
|
||||
MPP45_GPIO,
|
||||
MPP46_GPIO,
|
||||
MPP47_GPIO,
|
||||
MPP48_GPIO,
|
||||
MPP49_GPIO,
|
||||
0
|
||||
};
|
||||
|
||||
kirkwood_mpp_conf(kwmpp_config, NULL);
|
||||
return 0;
|
||||
}
|
||||
|
||||
int board_init(void)
|
||||
{
|
||||
/* Power-down unused subsystems. The required
|
||||
* subsystems are:
|
||||
*
|
||||
* GE0 b0
|
||||
* PEX0 PHY b1
|
||||
* PEX0.0 b2
|
||||
* TSU b5
|
||||
* SDRAM b6
|
||||
* RUNIT b7
|
||||
*/
|
||||
writel((BIT(0) | BIT(1) | BIT(2) |
|
||||
BIT(5) | BIT(6) | BIT(7)),
|
||||
KW_CPU_REG_BASE + 0x1c);
|
||||
|
||||
/* address of boot parameters */
|
||||
gd->bd->bi_boot_params = mvebu_sdram_bar(0) + 0x100;
|
||||
|
||||
status_led_set(&amber_solid);
|
||||
|
||||
return 0;
|
||||
}
|
||||
|
||||
#ifdef CONFIG_RESET_PHY_R
|
||||
/* automatically defined by kirkwood config.h */
|
||||
void reset_phy(void)
|
||||
{
|
||||
}
|
||||
#endif
|
||||
|
||||
#ifdef CONFIG_MV88E61XX_SWITCH
|
||||
int mv88e61xx_hw_reset(struct phy_device *phydev)
|
||||
{
|
||||
/* Ensure the 88e6097 gets at least 10ms Reset
|
||||
*/
|
||||
kw_gpio_set_value(MV88E6097_RESET, 0);
|
||||
mdelay(20);
|
||||
kw_gpio_set_value(MV88E6097_RESET, 1);
|
||||
mdelay(20);
|
||||
|
||||
phydev->advertising = ADVERTISED_10baseT_Half | ADVERTISED_10baseT_Full;
|
||||
|
||||
return 0;
|
||||
}
|
||||
#endif
|
||||
|
||||
#ifdef CONFIG_MISC_INIT_R
|
||||
int misc_init_r(void)
|
||||
{
|
||||
status_led_set(&green_flash);
|
||||
|
||||
return 0;
|
||||
}
|
||||
#endif
|
||||
Reference in New Issue
Block a user