GK SDK 源码库: XMIPCLinuxV100R005C00SPC030 (kernel/tools/open_source excluded)
This commit is contained in:
@@ -0,0 +1,12 @@
|
||||
if TARGET_MX6SLLEVK
|
||||
|
||||
config SYS_BOARD
|
||||
default "mx6sllevk"
|
||||
|
||||
config SYS_VENDOR
|
||||
default "freescale"
|
||||
|
||||
config SYS_CONFIG_NAME
|
||||
default "mx6sllevk"
|
||||
|
||||
endif
|
||||
@@ -0,0 +1,7 @@
|
||||
MX6SLLEVK BOARD
|
||||
M: Peng Fan <peng.fan@nxp.com>
|
||||
S: Maintained
|
||||
F: board/freescale/mx6sllevk/
|
||||
F: include/configs/mx6sllevk.h
|
||||
F: configs/mx6sllevk_defconfig
|
||||
F: configs/mx6sllevk_plugin_defconfig
|
||||
@@ -0,0 +1,4 @@
|
||||
# SPDX-License-Identifier: GPL-2.0+
|
||||
# (C) Copyright 2016 Freescale Semiconductor, Inc.
|
||||
|
||||
obj-y := mx6sllevk.o
|
||||
@@ -0,0 +1,126 @@
|
||||
/* SPDX-License-Identifier: GPL-2.0+ */
|
||||
/*
|
||||
* Copyright (C) 2016 Freescale Semiconductor, Inc.
|
||||
*
|
||||
* Refer docs/README.imxmage for more details about how-to configure
|
||||
* and create imximage boot image
|
||||
*
|
||||
* The syntax is taken as close as possible with the kwbimage
|
||||
*/
|
||||
|
||||
#define __ASSEMBLY__
|
||||
#include <config.h>
|
||||
|
||||
/* image version */
|
||||
|
||||
IMAGE_VERSION 2
|
||||
|
||||
/*
|
||||
* Boot Device : one of
|
||||
* spi, sd (the board has no nand neither onenand)
|
||||
*/
|
||||
|
||||
BOOT_FROM sd
|
||||
|
||||
#ifdef CONFIG_USE_IMXIMG_PLUGIN
|
||||
/*PLUGIN plugin-binary-file IRAM_FREE_START_ADDR*/
|
||||
PLUGIN board/freescale/mx6sllevk/plugin.bin 0x00907000
|
||||
#else
|
||||
|
||||
#ifdef CONFIG_IMX_HAB
|
||||
CSF CONFIG_CSF_SIZE
|
||||
#endif
|
||||
|
||||
/*
|
||||
* Device Configuration Data (DCD)
|
||||
*
|
||||
* Each entry must have the format:
|
||||
* Addr-type Address Value
|
||||
*
|
||||
* where:
|
||||
* Addr-type register length (1,2 or 4 bytes)
|
||||
* Address absolute address of the register
|
||||
* value value to be stored in the register
|
||||
*/
|
||||
|
||||
/* Enable all clocks */
|
||||
DATA 4 0x020c4068 0xffffffff
|
||||
DATA 4 0x020c406c 0xffffffff
|
||||
DATA 4 0x020c4070 0xffffffff
|
||||
DATA 4 0x020c4074 0xffffffff
|
||||
DATA 4 0x020c4078 0xffffffff
|
||||
DATA 4 0x020c407c 0xffffffff
|
||||
DATA 4 0x020c4080 0xffffffff
|
||||
|
||||
DATA 4 0x020E0550 0x00080000
|
||||
DATA 4 0x020E0534 0x00000000
|
||||
DATA 4 0x020E02AC 0x00000030
|
||||
DATA 4 0x020E0548 0x00000030
|
||||
DATA 4 0x020E052C 0x00000030
|
||||
DATA 4 0x020E0530 0x00020000
|
||||
DATA 4 0x020E02B0 0x00003030
|
||||
DATA 4 0x020E02B4 0x00003030
|
||||
DATA 4 0x020E02B8 0x00003030
|
||||
DATA 4 0x020E02BC 0x00003030
|
||||
DATA 4 0x020E0540 0x00020000
|
||||
DATA 4 0x020E0544 0x00000030
|
||||
DATA 4 0x020E054C 0x00000030
|
||||
DATA 4 0x020E0554 0x00000030
|
||||
DATA 4 0x020E0558 0x00000030
|
||||
DATA 4 0x020E0294 0x00000030
|
||||
DATA 4 0x020E0298 0x00000030
|
||||
DATA 4 0x020E029C 0x00000030
|
||||
DATA 4 0x020E02A0 0x00000030
|
||||
DATA 4 0x020E02C0 0x00082030
|
||||
|
||||
DATA 4 0x021B001C 0x00008000
|
||||
|
||||
DATA 4 0x021B0800 0xA1390003
|
||||
DATA 4 0x021B085c 0x084700C7
|
||||
DATA 4 0x021B0890 0x00400000
|
||||
DATA 4 0x021B0848 0x3F393B3C
|
||||
DATA 4 0x021B0850 0x262C3826
|
||||
DATA 4 0x021B081C 0x33333333
|
||||
DATA 4 0x021B0820 0x33333333
|
||||
DATA 4 0x021B0824 0x33333333
|
||||
DATA 4 0x021B0828 0x33333333
|
||||
|
||||
DATA 4 0x021B082C 0xf3333333
|
||||
DATA 4 0x021B0830 0xf3333333
|
||||
DATA 4 0x021B0834 0xf3333333
|
||||
DATA 4 0x021B0838 0xf3333333
|
||||
DATA 4 0x021B08C0 0x24922492
|
||||
DATA 4 0x021B08b8 0x00000800
|
||||
|
||||
DATA 4 0x021B0004 0x00020052
|
||||
DATA 4 0x021B000C 0x53574333
|
||||
DATA 4 0x021B0010 0x00100B22
|
||||
DATA 4 0x021B0038 0x00170778
|
||||
DATA 4 0x021B0014 0x00C700DB
|
||||
DATA 4 0x021B0018 0x00201718
|
||||
DATA 4 0x021B002C 0x0F9F26D2
|
||||
DATA 4 0x021B0030 0x009F0E10
|
||||
DATA 4 0x021B0040 0x0000005F
|
||||
DATA 4 0x021B0000 0xC4190000
|
||||
|
||||
DATA 4 0x021B083C 0x20000000
|
||||
|
||||
DATA 4 0x021B001C 0x00008050
|
||||
DATA 4 0x021B001C 0x00008058
|
||||
DATA 4 0x021B001C 0x003F8030
|
||||
DATA 4 0x021B001C 0x003F8038
|
||||
DATA 4 0x021B001C 0xFF0A8030
|
||||
DATA 4 0x021B001C 0xFF0A8038
|
||||
DATA 4 0x021B001C 0x04028030
|
||||
DATA 4 0x021B001C 0x04028038
|
||||
DATA 4 0x021B001C 0x83018030
|
||||
DATA 4 0x021B001C 0x83018038
|
||||
DATA 4 0x021B001C 0x01038030
|
||||
DATA 4 0x021B001C 0x01038038
|
||||
|
||||
DATA 4 0x021B0020 0x00001800
|
||||
DATA 4 0x021B0800 0xA1390003
|
||||
DATA 4 0x021B0004 0x00020052
|
||||
DATA 4 0x021B0404 0x00011006
|
||||
DATA 4 0x021B001C 0x00000000
|
||||
#endif
|
||||
@@ -0,0 +1,131 @@
|
||||
// SPDX-License-Identifier: GPL-2.0+
|
||||
/*
|
||||
* Copyright (C) 2016 Freescale Semiconductor, Inc.
|
||||
*/
|
||||
|
||||
#include <init.h>
|
||||
#include <asm/arch/clock.h>
|
||||
#include <asm/arch/crm_regs.h>
|
||||
#include <asm/arch/iomux.h>
|
||||
#include <asm/arch/imx-regs.h>
|
||||
#include <asm/arch/mx6-pins.h>
|
||||
#include <asm/arch/sys_proto.h>
|
||||
#include <asm/gpio.h>
|
||||
#include <asm/mach-imx/iomux-v3.h>
|
||||
#include <asm/mach-imx/boot_mode.h>
|
||||
#include <asm/io.h>
|
||||
#include <common.h>
|
||||
#include <linux/sizes.h>
|
||||
#include <mmc.h>
|
||||
#include <power/pmic.h>
|
||||
#include <power/pfuze100_pmic.h>
|
||||
#include "../common/pfuze.h"
|
||||
|
||||
DECLARE_GLOBAL_DATA_PTR;
|
||||
|
||||
#define UART_PAD_CTRL (PAD_CTL_PKE | PAD_CTL_PUE | \
|
||||
PAD_CTL_PUS_100K_UP | PAD_CTL_SPEED_MED | \
|
||||
PAD_CTL_DSE_40ohm | PAD_CTL_SRE_FAST | PAD_CTL_HYS)
|
||||
|
||||
int dram_init(void)
|
||||
{
|
||||
gd->ram_size = imx_ddr_size();
|
||||
|
||||
return 0;
|
||||
}
|
||||
|
||||
static iomux_v3_cfg_t const uart1_pads[] = {
|
||||
MX6_PAD_UART1_TXD__UART1_DCE_TX | MUX_PAD_CTRL(UART_PAD_CTRL),
|
||||
MX6_PAD_UART1_RXD__UART1_DCE_RX | MUX_PAD_CTRL(UART_PAD_CTRL),
|
||||
};
|
||||
|
||||
static iomux_v3_cfg_t const wdog_pads[] = {
|
||||
MX6_PAD_WDOG_B__WDOG1_B | MUX_PAD_CTRL(NO_PAD_CTRL),
|
||||
};
|
||||
|
||||
static void setup_iomux_uart(void)
|
||||
{
|
||||
imx_iomux_v3_setup_multiple_pads(uart1_pads, ARRAY_SIZE(uart1_pads));
|
||||
}
|
||||
|
||||
#ifdef CONFIG_DM_PMIC_PFUZE100
|
||||
int power_init_board(void)
|
||||
{
|
||||
struct udevice *dev;
|
||||
int ret;
|
||||
u32 dev_id, rev_id, i;
|
||||
u32 switch_num = 6;
|
||||
u32 offset = PFUZE100_SW1CMODE;
|
||||
|
||||
ret = pmic_get("pfuze100", &dev);
|
||||
if (ret == -ENODEV)
|
||||
return 0;
|
||||
|
||||
if (ret != 0)
|
||||
return ret;
|
||||
|
||||
dev_id = pmic_reg_read(dev, PFUZE100_DEVICEID);
|
||||
rev_id = pmic_reg_read(dev, PFUZE100_REVID);
|
||||
printf("PMIC: PFUZE100! DEV_ID=0x%x REV_ID=0x%x\n", dev_id, rev_id);
|
||||
|
||||
|
||||
/* Init mode to APS_PFM */
|
||||
pmic_reg_write(dev, PFUZE100_SW1ABMODE, APS_PFM);
|
||||
|
||||
for (i = 0; i < switch_num - 1; i++)
|
||||
pmic_reg_write(dev, offset + i * SWITCH_SIZE, APS_PFM);
|
||||
|
||||
/* set SW1AB staby volatage 0.975V */
|
||||
pmic_clrsetbits(dev, PFUZE100_SW1ABSTBY, 0x3f, 0x1b);
|
||||
|
||||
/* set SW1AB/VDDARM step ramp up time from 16us to 4us/25mV */
|
||||
pmic_clrsetbits(dev, PFUZE100_SW1ABCONF, 0xc0, 0x40);
|
||||
|
||||
/* set SW1C staby volatage 0.975V */
|
||||
pmic_clrsetbits(dev, PFUZE100_SW1CSTBY, 0x3f, 0x1b);
|
||||
|
||||
/* set SW1C/VDDSOC step ramp up time to from 16us to 4us/25mV */
|
||||
pmic_clrsetbits(dev, PFUZE100_SW1CCONF, 0xc0, 0x40);
|
||||
|
||||
return 0;
|
||||
}
|
||||
#endif
|
||||
|
||||
int board_early_init_f(void)
|
||||
{
|
||||
setup_iomux_uart();
|
||||
|
||||
return 0;
|
||||
}
|
||||
|
||||
int board_init(void)
|
||||
{
|
||||
/* Address of boot parameters */
|
||||
gd->bd->bi_boot_params = PHYS_SDRAM + 0x100;
|
||||
|
||||
return 0;
|
||||
}
|
||||
|
||||
int board_late_init(void)
|
||||
{
|
||||
imx_iomux_v3_setup_multiple_pads(wdog_pads, ARRAY_SIZE(wdog_pads));
|
||||
|
||||
return 0;
|
||||
}
|
||||
|
||||
int checkboard(void)
|
||||
{
|
||||
puts("Board: MX6SLL EVK\n");
|
||||
|
||||
return 0;
|
||||
}
|
||||
|
||||
int board_mmc_get_env_dev(int devno)
|
||||
{
|
||||
return devno;
|
||||
}
|
||||
|
||||
int mmc_map_to_kernel_blk(int devno)
|
||||
{
|
||||
return devno;
|
||||
}
|
||||
@@ -0,0 +1,154 @@
|
||||
/* SPDX-License-Identifier: GPL-2.0+ */
|
||||
/*
|
||||
* Copyright (C) 2016 Freescale Semiconductor, Inc.
|
||||
*/
|
||||
|
||||
#include <config.h>
|
||||
|
||||
/* DDR script */
|
||||
.macro imx6sll_evk_ddr_setting
|
||||
ldr r0, =IOMUXC_BASE_ADDR
|
||||
ldr r1, =0x00080000
|
||||
str r1, [r0, #0x550]
|
||||
ldr r1, =0x00000000
|
||||
str r1, [r0, #0x534]
|
||||
ldr r1, =0x00000030
|
||||
str r1, [r0, #0x2AC]
|
||||
str r1, [r0, #0x548]
|
||||
str r1, [r0, #0x52C]
|
||||
ldr r1, =0x00020000
|
||||
str r1, [r0, #0x530]
|
||||
ldr r1, =0x00003030
|
||||
str r1, [r0, #0x2B0]
|
||||
str r1, [r0, #0x2B4]
|
||||
str r1, [r0, #0x2B8]
|
||||
str r1, [r0, #0x2BC]
|
||||
|
||||
ldr r1, =0x00020000
|
||||
str r1, [r0, #0x540]
|
||||
ldr r1, =0x00000030
|
||||
str r1, [r0, #0x544]
|
||||
str r1, [r0, #0x54C]
|
||||
str r1, [r0, #0x554]
|
||||
str r1, [r0, #0x558]
|
||||
str r1, [r0, #0x294]
|
||||
str r1, [r0, #0x298]
|
||||
str r1, [r0, #0x29C]
|
||||
str r1, [r0, #0x2A0]
|
||||
|
||||
ldr r1, =0x00082030
|
||||
str r1, [r0, #0x2C0]
|
||||
|
||||
ldr r0, =MMDC_P0_BASE_ADDR
|
||||
ldr r1, =0x00008000
|
||||
str r1, [r0, #0x1C]
|
||||
ldr r1, =0xA1390003
|
||||
str r1, [r0, #0x800]
|
||||
ldr r1, =0x084700C7
|
||||
str r1, [r0, #0x85C]
|
||||
ldr r1, =0x00400000
|
||||
str r1, [r0, #0x890]
|
||||
|
||||
ldr r1, =0x3F393B3C
|
||||
str r1, [r0, #0x848]
|
||||
ldr r1, =0x262C3826
|
||||
str r1, [r0, #0x850]
|
||||
|
||||
ldr r1, =0x33333333
|
||||
str r1, [r0, #0x81C]
|
||||
str r1, [r0, #0x820]
|
||||
str r1, [r0, #0x824]
|
||||
str r1, [r0, #0x828]
|
||||
|
||||
ldr r1, =0xf3333333
|
||||
str r1, [r0, #0x82C]
|
||||
str r1, [r0, #0x830]
|
||||
str r1, [r0, #0x834]
|
||||
str r1, [r0, #0x838]
|
||||
|
||||
ldr r1, =0x24922492
|
||||
str r1, [r0, #0x8C0]
|
||||
ldr r1, =0x00000800
|
||||
str r1, [r0, #0x8B8]
|
||||
|
||||
ldr r1, =0x00020052
|
||||
str r1, [r0, #0x004]
|
||||
ldr r1, =0x53574333
|
||||
str r1, [r0, #0x00C]
|
||||
ldr r1, =0x00100B22
|
||||
str r1, [r0, #0x010]
|
||||
ldr r1, =0x00170778
|
||||
str r1, [r0, #0x038]
|
||||
ldr r1, =0x00C700DB
|
||||
str r1, [r0, #0x014]
|
||||
ldr r1, =0x00201718
|
||||
str r1, [r0, #0x018]
|
||||
ldr r1, =0x0F9F26D2
|
||||
str r1, [r0, #0x02C]
|
||||
ldr r1, =0x009F0E10
|
||||
str r1, [r0, #0x030]
|
||||
ldr r1, =0x0000005F
|
||||
str r1, [r0, #0x040]
|
||||
ldr r1, =0xC4190000
|
||||
str r1, [r0, #0x000]
|
||||
ldr r1, =0x20000000
|
||||
str r1, [r0, #0x83C]
|
||||
|
||||
ldr r1, =0x00008050
|
||||
str r1, [r0, #0x01C]
|
||||
ldr r1, =0x00008058
|
||||
str r1, [r0, #0x01C]
|
||||
ldr r1, =0x003F8030
|
||||
str r1, [r0, #0x01C]
|
||||
ldr r1, =0x003F8038
|
||||
str r1, [r0, #0x01C]
|
||||
ldr r1, =0xFF0A8030
|
||||
str r1, [r0, #0x01C]
|
||||
ldr r1, =0xFF0A8038
|
||||
str r1, [r0, #0x01C]
|
||||
ldr r1, =0x04028030
|
||||
str r1, [r0, #0x01C]
|
||||
ldr r1, =0x04028038
|
||||
str r1, [r0, #0x01C]
|
||||
ldr r1, =0x83018030
|
||||
str r1, [r0, #0x01C]
|
||||
ldr r1, =0x83018038
|
||||
str r1, [r0, #0x01C]
|
||||
ldr r1, =0x01038030
|
||||
str r1, [r0, #0x01C]
|
||||
ldr r1, =0x01038038
|
||||
str r1, [r0, #0x01C]
|
||||
|
||||
ldr r1, =0x00001800
|
||||
str r1, [r0, #0x020]
|
||||
ldr r1, =0xA1390003
|
||||
str r1, [r0, #0x800]
|
||||
ldr r1, =0x00020052
|
||||
str r1, [r0, #0x004]
|
||||
ldr r1, =0x00011006
|
||||
str r1, [r0, #0x404]
|
||||
ldr r1, =0x00000000
|
||||
str r1, [r0, #0x01C]
|
||||
.endm
|
||||
|
||||
.macro imx6_clock_gating
|
||||
ldr r0, =CCM_BASE_ADDR
|
||||
ldr r1, =0xffffffff
|
||||
str r1, [r0, #0x068]
|
||||
str r1, [r0, #0x06c]
|
||||
str r1, [r0, #0x070]
|
||||
str r1, [r0, #0x074]
|
||||
str r1, [r0, #0x078]
|
||||
str r1, [r0, #0x07c]
|
||||
str r1, [r0, #0x080]
|
||||
.endm
|
||||
|
||||
.macro imx6_qos_setting
|
||||
.endm
|
||||
|
||||
.macro imx6_ddr_setting
|
||||
imx6sll_evk_ddr_setting
|
||||
.endm
|
||||
|
||||
/* include the common plugin code here */
|
||||
#include <asm/arch/mx6_plugin.S>
|
||||
Reference in New Issue
Block a user