GK SDK 源码库: XMIPCLinuxV100R005C00SPC030 (kernel/tools/open_source excluded)
This commit is contained in:
@@ -0,0 +1,34 @@
|
||||
#
|
||||
# Cache controllers
|
||||
#
|
||||
|
||||
menu "Cache Controller drivers"
|
||||
|
||||
config CACHE
|
||||
bool "Enable Driver Model for Cache controllers"
|
||||
depends on DM
|
||||
help
|
||||
Enable driver model for cache controllers that are found on
|
||||
most CPU's. Cache is memory that the CPU can access directly and
|
||||
is usually located on the same chip. This uclass can be used for
|
||||
configuring settings that be found from a device tree file.
|
||||
|
||||
config L2X0_CACHE
|
||||
tristate "PL310 cache driver"
|
||||
select CACHE
|
||||
depends on ARM
|
||||
help
|
||||
This driver is for the PL310 cache controller commonly found on
|
||||
ARMv7(32-bit) devices. The driver configures the cache settings
|
||||
found in the device tree.
|
||||
|
||||
config V5L2_CACHE
|
||||
bool "Andes V5L2 cache driver"
|
||||
select CACHE
|
||||
depends on RISCV_NDS_CACHE
|
||||
help
|
||||
Support Andes V5L2 cache controller in AE350 platform.
|
||||
It will configure tag and data ram timing control from the
|
||||
device tree and enable L2 cache.
|
||||
|
||||
endmenu
|
||||
Reference in New Issue
Block a user