GK SDK 源码库: XMIPCLinuxV100R005C00SPC030 (kernel/tools/open_source excluded)
This commit is contained in:
@@ -0,0 +1,170 @@
|
||||
/*
|
||||
* Copyright (c) 2020, ARM Limited and Contributors. All rights reserved.
|
||||
*
|
||||
* SPDX-License-Identifier: BSD-3-Clause
|
||||
*/
|
||||
|
||||
#include <assert.h>
|
||||
#include <common/bl_common.h>
|
||||
#include <common/interrupt_props.h>
|
||||
#include <drivers/arm/gicv2.h>
|
||||
#include <lib/mmio.h>
|
||||
#include <lib/xlat_tables/xlat_mmu_helpers.h>
|
||||
#include <plat/common/platform.h>
|
||||
#include <platform_def.h>
|
||||
|
||||
#include "aml_private.h"
|
||||
|
||||
/*
|
||||
* Placeholder variables for copying the arguments that have been passed to
|
||||
* BL31 from BL2.
|
||||
*/
|
||||
static entry_point_info_t bl32_image_ep_info;
|
||||
static entry_point_info_t bl33_image_ep_info;
|
||||
static image_info_t bl30_image_info;
|
||||
static image_info_t bl301_image_info;
|
||||
|
||||
/*******************************************************************************
|
||||
* Return a pointer to the 'entry_point_info' structure of the next image for
|
||||
* the security state specified. BL33 corresponds to the non-secure image type
|
||||
* while BL32 corresponds to the secure image type. A NULL pointer is returned
|
||||
* if the image does not exist.
|
||||
******************************************************************************/
|
||||
entry_point_info_t *bl31_plat_get_next_image_ep_info(uint32_t type)
|
||||
{
|
||||
entry_point_info_t *next_image_info;
|
||||
|
||||
next_image_info = (type == NON_SECURE) ?
|
||||
&bl33_image_ep_info : &bl32_image_ep_info;
|
||||
|
||||
/* None of the images can have 0x0 as the entrypoint. */
|
||||
if (next_image_info->pc != 0U)
|
||||
return next_image_info;
|
||||
|
||||
return NULL;
|
||||
}
|
||||
|
||||
/*******************************************************************************
|
||||
* Perform any BL31 early platform setup. Here is an opportunity to copy
|
||||
* parameters passed by the calling EL (S-EL1 in BL2 & S-EL3 in BL1) before
|
||||
* they are lost (potentially). This needs to be done before the MMU is
|
||||
* initialized so that the memory layout can be used while creating page
|
||||
* tables. BL2 has flushed this information to memory, so we are guaranteed
|
||||
* to pick up good data.
|
||||
******************************************************************************/
|
||||
struct axg_bl31_param {
|
||||
param_header_t h;
|
||||
image_info_t *bl31_image_info;
|
||||
entry_point_info_t *bl32_ep_info;
|
||||
image_info_t *bl32_image_info;
|
||||
entry_point_info_t *bl33_ep_info;
|
||||
image_info_t *bl33_image_info;
|
||||
image_info_t *scp_image_info[];
|
||||
};
|
||||
|
||||
void bl31_early_platform_setup2(u_register_t arg0, u_register_t arg1,
|
||||
u_register_t arg2, u_register_t arg3)
|
||||
{
|
||||
struct axg_bl31_param *from_bl2;
|
||||
|
||||
/* Initialize the console to provide early debug support */
|
||||
aml_console_init();
|
||||
|
||||
from_bl2 = (struct axg_bl31_param *)arg0;
|
||||
|
||||
/* Check params passed from BL2 are not NULL. */
|
||||
assert(from_bl2 != NULL);
|
||||
assert(from_bl2->h.type == PARAM_BL31);
|
||||
assert(from_bl2->h.version >= VERSION_1);
|
||||
|
||||
/*
|
||||
* Copy BL32 and BL33 entry point information. It is stored in Secure
|
||||
* RAM, in BL2's address space.
|
||||
*/
|
||||
bl32_image_ep_info = *from_bl2->bl32_ep_info;
|
||||
bl33_image_ep_info = *from_bl2->bl33_ep_info;
|
||||
|
||||
#if AML_USE_ATOS
|
||||
/*
|
||||
* BL2 is unconditionally setting 0 (OPTEE_AARCH64) in arg0 even when
|
||||
* the BL32 image is 32bit (OPTEE_AARCH32). This is causing the boot to
|
||||
* hang when ATOS (32bit Amlogic BL32 binary-only TEE OS) is used.
|
||||
*
|
||||
* Hardcode to OPTEE_AARCH32 / MODE_RW_32.
|
||||
*/
|
||||
bl32_image_ep_info.args.arg0 = MODE_RW_32;
|
||||
#endif
|
||||
|
||||
if (bl33_image_ep_info.pc == 0U) {
|
||||
ERROR("BL31: BL33 entrypoint not obtained from BL2\n");
|
||||
panic();
|
||||
}
|
||||
|
||||
bl30_image_info = *from_bl2->scp_image_info[0];
|
||||
bl301_image_info = *from_bl2->scp_image_info[1];
|
||||
}
|
||||
|
||||
void bl31_plat_arch_setup(void)
|
||||
{
|
||||
aml_setup_page_tables();
|
||||
|
||||
enable_mmu_el3(0);
|
||||
}
|
||||
|
||||
static inline bool axg_scp_ready(void)
|
||||
{
|
||||
return AML_AO_RTI_SCP_IS_READY(mmio_read_32(AML_AO_RTI_SCP_STAT));
|
||||
}
|
||||
|
||||
static inline void axg_scp_boot(void)
|
||||
{
|
||||
aml_scpi_upload_scp_fw(bl30_image_info.image_base,
|
||||
bl30_image_info.image_size, 0);
|
||||
aml_scpi_upload_scp_fw(bl301_image_info.image_base,
|
||||
bl301_image_info.image_size, 1);
|
||||
while (!axg_scp_ready())
|
||||
;
|
||||
}
|
||||
|
||||
/*******************************************************************************
|
||||
* GICv2 driver setup information
|
||||
******************************************************************************/
|
||||
static const interrupt_prop_t axg_interrupt_props[] = {
|
||||
INTR_PROP_DESC(IRQ_SEC_PHY_TIMER, GIC_HIGHEST_SEC_PRIORITY,
|
||||
GICV2_INTR_GROUP0, GIC_INTR_CFG_LEVEL),
|
||||
INTR_PROP_DESC(IRQ_SEC_SGI_0, GIC_HIGHEST_SEC_PRIORITY,
|
||||
GICV2_INTR_GROUP0, GIC_INTR_CFG_LEVEL),
|
||||
INTR_PROP_DESC(IRQ_SEC_SGI_1, GIC_HIGHEST_SEC_PRIORITY,
|
||||
GICV2_INTR_GROUP0, GIC_INTR_CFG_LEVEL),
|
||||
INTR_PROP_DESC(IRQ_SEC_SGI_2, GIC_HIGHEST_SEC_PRIORITY,
|
||||
GICV2_INTR_GROUP0, GIC_INTR_CFG_LEVEL),
|
||||
INTR_PROP_DESC(IRQ_SEC_SGI_3, GIC_HIGHEST_SEC_PRIORITY,
|
||||
GICV2_INTR_GROUP0, GIC_INTR_CFG_LEVEL),
|
||||
INTR_PROP_DESC(IRQ_SEC_SGI_4, GIC_HIGHEST_SEC_PRIORITY,
|
||||
GICV2_INTR_GROUP0, GIC_INTR_CFG_LEVEL),
|
||||
INTR_PROP_DESC(IRQ_SEC_SGI_5, GIC_HIGHEST_SEC_PRIORITY,
|
||||
GICV2_INTR_GROUP0, GIC_INTR_CFG_LEVEL),
|
||||
INTR_PROP_DESC(IRQ_SEC_SGI_6, GIC_HIGHEST_SEC_PRIORITY,
|
||||
GICV2_INTR_GROUP0, GIC_INTR_CFG_LEVEL),
|
||||
INTR_PROP_DESC(IRQ_SEC_SGI_7, GIC_HIGHEST_SEC_PRIORITY,
|
||||
GICV2_INTR_GROUP0, GIC_INTR_CFG_LEVEL)
|
||||
};
|
||||
|
||||
static const gicv2_driver_data_t axg_gic_data = {
|
||||
.gicd_base = AML_GICD_BASE,
|
||||
.gicc_base = AML_GICC_BASE,
|
||||
.interrupt_props = axg_interrupt_props,
|
||||
.interrupt_props_num = ARRAY_SIZE(axg_interrupt_props)
|
||||
};
|
||||
|
||||
void bl31_platform_setup(void)
|
||||
{
|
||||
aml_mhu_secure_init();
|
||||
|
||||
gicv2_driver_init(&axg_gic_data);
|
||||
gicv2_distif_init();
|
||||
gicv2_pcpu_distif_init();
|
||||
gicv2_cpuif_enable();
|
||||
|
||||
axg_scp_boot();
|
||||
}
|
||||
@@ -0,0 +1,115 @@
|
||||
/*
|
||||
* Copyright (c) 2020, ARM Limited and Contributors. All rights reserved.
|
||||
*
|
||||
* SPDX-License-Identifier: BSD-3-Clause
|
||||
*/
|
||||
|
||||
#include <assert.h>
|
||||
#include <bl31/interrupt_mgmt.h>
|
||||
#include <common/bl_common.h>
|
||||
#include <common/ep_info.h>
|
||||
#include <lib/mmio.h>
|
||||
#include <lib/xlat_tables/xlat_tables_v2.h>
|
||||
#include <platform_def.h>
|
||||
#include <stdint.h>
|
||||
|
||||
/*******************************************************************************
|
||||
* Platform memory map regions
|
||||
******************************************************************************/
|
||||
#define MAP_NSDRAM0 MAP_REGION_FLAT(AML_NSDRAM0_BASE, \
|
||||
AML_NSDRAM0_SIZE, \
|
||||
MT_MEMORY | MT_RW | MT_NS)
|
||||
|
||||
#define MAP_NS_SHARE_MEM MAP_REGION_FLAT(AML_NS_SHARE_MEM_BASE, \
|
||||
AML_NS_SHARE_MEM_SIZE, \
|
||||
MT_MEMORY | MT_RW | MT_NS)
|
||||
|
||||
#define MAP_SEC_SHARE_MEM MAP_REGION_FLAT(AML_SEC_SHARE_MEM_BASE, \
|
||||
AML_SEC_SHARE_MEM_SIZE, \
|
||||
MT_MEMORY | MT_RW | MT_SECURE)
|
||||
|
||||
#define MAP_SEC_DEVICE0 MAP_REGION_FLAT(AML_SEC_DEVICE0_BASE, \
|
||||
AML_SEC_DEVICE0_SIZE, \
|
||||
MT_DEVICE | MT_RW)
|
||||
|
||||
#define MAP_GIC_DEVICE MAP_REGION_FLAT(AML_GIC_DEVICE_BASE, \
|
||||
AML_GIC_DEVICE_SIZE, \
|
||||
MT_DEVICE | MT_RW | MT_SECURE)
|
||||
|
||||
#define MAP_SEC_DEVICE1 MAP_REGION_FLAT(AML_SEC_DEVICE1_BASE, \
|
||||
AML_SEC_DEVICE1_SIZE, \
|
||||
MT_DEVICE | MT_RW | MT_SECURE)
|
||||
|
||||
#define MAP_SEC_DEVICE2 MAP_REGION_FLAT(AML_SEC_DEVICE2_BASE, \
|
||||
AML_SEC_DEVICE2_SIZE, \
|
||||
MT_DEVICE | MT_RW | MT_SECURE)
|
||||
|
||||
#define MAP_TZRAM MAP_REGION_FLAT(AML_TZRAM_BASE, \
|
||||
AML_TZRAM_SIZE, \
|
||||
MT_DEVICE | MT_RW | MT_SECURE)
|
||||
|
||||
static const mmap_region_t axg_mmap[] = {
|
||||
MAP_NSDRAM0,
|
||||
MAP_NS_SHARE_MEM,
|
||||
MAP_SEC_SHARE_MEM,
|
||||
MAP_SEC_DEVICE0,
|
||||
MAP_GIC_DEVICE,
|
||||
MAP_SEC_DEVICE1,
|
||||
MAP_SEC_DEVICE2,
|
||||
MAP_TZRAM,
|
||||
{0}
|
||||
};
|
||||
|
||||
/*******************************************************************************
|
||||
* Per-image regions
|
||||
******************************************************************************/
|
||||
#define MAP_BL31 MAP_REGION_FLAT(BL31_BASE, \
|
||||
BL31_END - BL31_BASE, \
|
||||
MT_MEMORY | MT_RW | MT_SECURE)
|
||||
|
||||
#define MAP_BL_CODE MAP_REGION_FLAT(BL_CODE_BASE, \
|
||||
BL_CODE_END - BL_CODE_BASE, \
|
||||
MT_CODE | MT_SECURE)
|
||||
|
||||
#define MAP_BL_RO_DATA MAP_REGION_FLAT(BL_RO_DATA_BASE, \
|
||||
BL_RO_DATA_END - BL_RO_DATA_BASE, \
|
||||
MT_RO_DATA | MT_SECURE)
|
||||
|
||||
#define MAP_BL_COHERENT MAP_REGION_FLAT(BL_COHERENT_RAM_BASE, \
|
||||
BL_COHERENT_RAM_END - BL_COHERENT_RAM_BASE, \
|
||||
MT_DEVICE | MT_RW | MT_SECURE)
|
||||
|
||||
/*******************************************************************************
|
||||
* Function that sets up the translation tables.
|
||||
******************************************************************************/
|
||||
void aml_setup_page_tables(void)
|
||||
{
|
||||
#if IMAGE_BL31
|
||||
const mmap_region_t axg_bl_mmap[] = {
|
||||
MAP_BL31,
|
||||
MAP_BL_CODE,
|
||||
MAP_BL_RO_DATA,
|
||||
#if USE_COHERENT_MEM
|
||||
MAP_BL_COHERENT,
|
||||
#endif
|
||||
{0}
|
||||
};
|
||||
#endif
|
||||
|
||||
mmap_add(axg_bl_mmap);
|
||||
|
||||
mmap_add(axg_mmap);
|
||||
|
||||
init_xlat_tables();
|
||||
}
|
||||
|
||||
/*******************************************************************************
|
||||
* Function that returns the system counter frequency
|
||||
******************************************************************************/
|
||||
unsigned int plat_get_syscnt_freq2(void)
|
||||
{
|
||||
mmio_clrbits_32(AML_SYS_CPU_CFG7, PLAT_SYS_CPU_CFG7);
|
||||
mmio_clrbits_32(AML_AO_TIMESTAMP_CNTL, PLAT_AO_TIMESTAMP_CNTL);
|
||||
|
||||
return AML_OSC24M_CLK_IN_HZ;
|
||||
}
|
||||
@@ -0,0 +1,129 @@
|
||||
/*
|
||||
* Copyright (c) 2020, ARM Limited and Contributors. All rights reserved.
|
||||
*
|
||||
* SPDX-License-Identifier: BSD-3-Clause
|
||||
*/
|
||||
|
||||
#ifndef AXG_DEF_H
|
||||
#define AXG_DEF_H
|
||||
|
||||
#include <lib/utils_def.h>
|
||||
|
||||
/*******************************************************************************
|
||||
* System oscillator
|
||||
******************************************************************************/
|
||||
#define AML_OSC24M_CLK_IN_HZ ULL(24000000) /* 24 MHz */
|
||||
|
||||
/*******************************************************************************
|
||||
* Memory regions
|
||||
******************************************************************************/
|
||||
#define AML_NS_SHARE_MEM_BASE UL(0x05000000)
|
||||
#define AML_NS_SHARE_MEM_SIZE UL(0x00100000)
|
||||
|
||||
#define AML_SEC_SHARE_MEM_BASE UL(0x05200000)
|
||||
#define AML_SEC_SHARE_MEM_SIZE UL(0x00100000)
|
||||
|
||||
#define AML_GIC_DEVICE_BASE UL(0xFFC00000)
|
||||
#define AML_GIC_DEVICE_SIZE UL(0x00008000)
|
||||
|
||||
#define AML_NSDRAM0_BASE UL(0x01000000)
|
||||
#define AML_NSDRAM0_SIZE UL(0x0F000000)
|
||||
|
||||
#define BL31_BASE UL(0x05100000)
|
||||
#define BL31_SIZE UL(0x00100000)
|
||||
#define BL31_LIMIT (BL31_BASE + BL31_SIZE)
|
||||
|
||||
/* Shared memory used for SMC services */
|
||||
#define AML_SHARE_MEM_INPUT_BASE UL(0x050FE000)
|
||||
#define AML_SHARE_MEM_OUTPUT_BASE UL(0x050FF000)
|
||||
|
||||
#define AML_SEC_DEVICE0_BASE UL(0xFFD00000)
|
||||
#define AML_SEC_DEVICE0_SIZE UL(0x00026000)
|
||||
|
||||
#define AML_SEC_DEVICE1_BASE UL(0xFF800000)
|
||||
#define AML_SEC_DEVICE1_SIZE UL(0x0000A000)
|
||||
|
||||
#define AML_SEC_DEVICE2_BASE UL(0xFF620000)
|
||||
#define AML_SEC_DEVICE2_SIZE UL(0x00028000)
|
||||
|
||||
#define AML_TZRAM_BASE UL(0xFFFC0000)
|
||||
#define AML_TZRAM_SIZE UL(0x00020000)
|
||||
|
||||
/* Mailboxes */
|
||||
#define AML_MHU_SECURE_SCP_TO_AP_PAYLOAD UL(0xFFFD3800)
|
||||
#define AML_MHU_SECURE_AP_TO_SCP_PAYLOAD UL(0xFFFD3A00)
|
||||
#define AML_PSCI_MAILBOX_BASE UL(0xFFFD3F00)
|
||||
|
||||
/*******************************************************************************
|
||||
* GIC-400 and interrupt handling related constants
|
||||
******************************************************************************/
|
||||
#define AML_GICD_BASE UL(0xFFC01000)
|
||||
#define AML_GICC_BASE UL(0xFFC02000)
|
||||
|
||||
#define IRQ_SEC_PHY_TIMER 29
|
||||
|
||||
#define IRQ_SEC_SGI_0 8
|
||||
#define IRQ_SEC_SGI_1 9
|
||||
#define IRQ_SEC_SGI_2 10
|
||||
#define IRQ_SEC_SGI_3 11
|
||||
#define IRQ_SEC_SGI_4 12
|
||||
#define IRQ_SEC_SGI_5 13
|
||||
#define IRQ_SEC_SGI_6 14
|
||||
#define IRQ_SEC_SGI_7 15
|
||||
#define IRQ_SEC_SGI_8 16
|
||||
|
||||
/*******************************************************************************
|
||||
* UART definitions
|
||||
******************************************************************************/
|
||||
#define AML_UART0_AO_BASE UL(0xFF803000)
|
||||
#define AML_UART0_AO_CLK_IN_HZ AML_OSC24M_CLK_IN_HZ
|
||||
#define AML_UART_BAUDRATE U(115200)
|
||||
|
||||
/*******************************************************************************
|
||||
* Memory-mapped I/O Registers
|
||||
******************************************************************************/
|
||||
#define AML_AO_TIMESTAMP_CNTL UL(0xFF8000B4)
|
||||
|
||||
#define AML_SYS_CPU_CFG7 UL(0xFF634664)
|
||||
|
||||
#define AML_AO_RTI_STATUS_REG3 UL(0xFF80001C)
|
||||
#define AML_AO_RTI_SCP_STAT UL(0xFF80023C)
|
||||
#define AML_AO_RTI_SCP_READY_OFF U(0x14)
|
||||
#define AML_A0_RTI_SCP_READY_MASK U(3)
|
||||
#define AML_AO_RTI_SCP_IS_READY(v) \
|
||||
((((v) >> AML_AO_RTI_SCP_READY_OFF) & \
|
||||
AML_A0_RTI_SCP_READY_MASK) == AML_A0_RTI_SCP_READY_MASK)
|
||||
|
||||
#define AML_HIU_MAILBOX_SET_0 UL(0xFF63C404)
|
||||
#define AML_HIU_MAILBOX_STAT_0 UL(0xFF63C408)
|
||||
#define AML_HIU_MAILBOX_CLR_0 UL(0xFF63C40C)
|
||||
#define AML_HIU_MAILBOX_SET_3 UL(0xFF63C428)
|
||||
#define AML_HIU_MAILBOX_STAT_3 UL(0xFF63C42C)
|
||||
#define AML_HIU_MAILBOX_CLR_3 UL(0xFF63C430)
|
||||
|
||||
#define AML_SHA_DMA_BASE UL(0xFF63E000)
|
||||
#define AML_SHA_DMA_DESC (AML_SHA_DMA_BASE + 0x08)
|
||||
#define AML_SHA_DMA_STATUS (AML_SHA_DMA_BASE + 0x28)
|
||||
|
||||
/*******************************************************************************
|
||||
* System Monitor Call IDs and arguments
|
||||
******************************************************************************/
|
||||
#define AML_SM_GET_SHARE_MEM_INPUT_BASE U(0x82000020)
|
||||
#define AML_SM_GET_SHARE_MEM_OUTPUT_BASE U(0x82000021)
|
||||
|
||||
#define AML_SM_EFUSE_READ U(0x82000030)
|
||||
#define AML_SM_EFUSE_USER_MAX U(0x82000033)
|
||||
|
||||
#define AML_SM_JTAG_ON U(0x82000040)
|
||||
#define AML_SM_JTAG_OFF U(0x82000041)
|
||||
#define AML_SM_GET_CHIP_ID U(0x82000044)
|
||||
|
||||
#define AML_JTAG_STATE_ON U(0)
|
||||
#define AML_JTAG_STATE_OFF U(1)
|
||||
|
||||
#define AML_JTAG_M3_AO U(0)
|
||||
#define AML_JTAG_M3_EE U(1)
|
||||
#define AML_JTAG_A53_AO U(2)
|
||||
#define AML_JTAG_A53_EE U(3)
|
||||
|
||||
#endif /* AXG_DEF_H */
|
||||
@@ -0,0 +1,166 @@
|
||||
/*
|
||||
* Copyright (c) 2020, ARM Limited and Contributors. All rights reserved.
|
||||
*
|
||||
* SPDX-License-Identifier: BSD-3-Clause
|
||||
*/
|
||||
|
||||
#include <arch_helpers.h>
|
||||
#include <assert.h>
|
||||
#include <common/debug.h>
|
||||
#include <drivers/arm/gicv2.h>
|
||||
#include <drivers/console.h>
|
||||
#include <errno.h>
|
||||
#include <lib/mmio.h>
|
||||
#include <lib/psci/psci.h>
|
||||
#include <plat/common/platform.h>
|
||||
#include <platform_def.h>
|
||||
|
||||
#include "aml_private.h"
|
||||
|
||||
#define SCPI_POWER_ON 0
|
||||
#define SCPI_POWER_RETENTION 1
|
||||
#define SCPI_POWER_OFF 3
|
||||
|
||||
#define SCPI_SYSTEM_SHUTDOWN 0
|
||||
#define SCPI_SYSTEM_REBOOT 1
|
||||
|
||||
static uintptr_t axg_sec_entrypoint;
|
||||
|
||||
static void axg_pm_set_reset_addr(u_register_t mpidr, uint64_t value)
|
||||
{
|
||||
unsigned int core = plat_calc_core_pos(mpidr);
|
||||
uintptr_t cpu_mailbox_addr = AML_PSCI_MAILBOX_BASE + (core << 4);
|
||||
|
||||
mmio_write_64(cpu_mailbox_addr, value);
|
||||
}
|
||||
|
||||
static void axg_pm_reset(u_register_t mpidr, uint32_t value)
|
||||
{
|
||||
unsigned int core = plat_calc_core_pos(mpidr);
|
||||
uintptr_t cpu_mailbox_addr = AML_PSCI_MAILBOX_BASE + (core << 4) + 8;
|
||||
|
||||
mmio_write_32(cpu_mailbox_addr, value);
|
||||
}
|
||||
|
||||
static void __dead2 axg_system_reset(void)
|
||||
{
|
||||
u_register_t mpidr = read_mpidr_el1();
|
||||
int ret;
|
||||
|
||||
INFO("BL31: PSCI_SYSTEM_RESET\n");
|
||||
|
||||
ret = aml_scpi_sys_power_state(SCPI_SYSTEM_REBOOT);
|
||||
if (ret != 0) {
|
||||
ERROR("BL31: PSCI_SYSTEM_RESET: SCP error: %i\n", ret);
|
||||
panic();
|
||||
}
|
||||
|
||||
axg_pm_reset(mpidr, 0);
|
||||
|
||||
wfi();
|
||||
|
||||
ERROR("BL31: PSCI_SYSTEM_RESET: Operation not handled\n");
|
||||
panic();
|
||||
}
|
||||
|
||||
static void __dead2 axg_system_off(void)
|
||||
{
|
||||
u_register_t mpidr = read_mpidr_el1();
|
||||
int ret;
|
||||
|
||||
INFO("BL31: PSCI_SYSTEM_OFF\n");
|
||||
|
||||
ret = aml_scpi_sys_power_state(SCPI_SYSTEM_SHUTDOWN);
|
||||
if (ret != 0) {
|
||||
ERROR("BL31: PSCI_SYSTEM_OFF: SCP error %i\n", ret);
|
||||
panic();
|
||||
}
|
||||
|
||||
axg_pm_set_reset_addr(mpidr, 0);
|
||||
axg_pm_reset(mpidr, 0);
|
||||
|
||||
dmbsy();
|
||||
wfi();
|
||||
|
||||
ERROR("BL31: PSCI_SYSTEM_OFF: Operation not handled\n");
|
||||
panic();
|
||||
}
|
||||
|
||||
static int32_t axg_pwr_domain_on(u_register_t mpidr)
|
||||
{
|
||||
axg_pm_set_reset_addr(mpidr, axg_sec_entrypoint);
|
||||
aml_scpi_set_css_power_state(mpidr,
|
||||
SCPI_POWER_ON, SCPI_POWER_ON, SCPI_POWER_ON);
|
||||
dmbsy();
|
||||
sev();
|
||||
|
||||
return PSCI_E_SUCCESS;
|
||||
}
|
||||
|
||||
static void axg_pwr_domain_on_finish(const psci_power_state_t *target_state)
|
||||
{
|
||||
assert(target_state->pwr_domain_state[MPIDR_AFFLVL0] ==
|
||||
PLAT_LOCAL_STATE_OFF);
|
||||
|
||||
gicv2_pcpu_distif_init();
|
||||
gicv2_cpuif_enable();
|
||||
|
||||
axg_pm_set_reset_addr(read_mpidr_el1(), 0);
|
||||
}
|
||||
|
||||
static void axg_pwr_domain_off(const psci_power_state_t *target_state)
|
||||
{
|
||||
u_register_t mpidr = read_mpidr_el1();
|
||||
uint32_t system_state = SCPI_POWER_ON;
|
||||
uint32_t cluster_state = SCPI_POWER_ON;
|
||||
|
||||
assert(target_state->pwr_domain_state[MPIDR_AFFLVL0] ==
|
||||
PLAT_LOCAL_STATE_OFF);
|
||||
|
||||
axg_pm_reset(mpidr, -1);
|
||||
|
||||
gicv2_cpuif_disable();
|
||||
|
||||
if (target_state->pwr_domain_state[MPIDR_AFFLVL2] ==
|
||||
PLAT_LOCAL_STATE_OFF)
|
||||
system_state = SCPI_POWER_OFF;
|
||||
|
||||
if (target_state->pwr_domain_state[MPIDR_AFFLVL1] ==
|
||||
PLAT_LOCAL_STATE_OFF)
|
||||
cluster_state = SCPI_POWER_OFF;
|
||||
|
||||
|
||||
aml_scpi_set_css_power_state(mpidr,
|
||||
SCPI_POWER_OFF, cluster_state,
|
||||
system_state);
|
||||
}
|
||||
|
||||
static void __dead2 axg_pwr_domain_pwr_down_wfi(const psci_power_state_t
|
||||
*target_state)
|
||||
{
|
||||
dsbsy();
|
||||
axg_pm_reset(read_mpidr_el1(), 0);
|
||||
|
||||
for (;;)
|
||||
wfi();
|
||||
}
|
||||
|
||||
/*******************************************************************************
|
||||
* Platform handlers and setup function.
|
||||
******************************************************************************/
|
||||
static const plat_psci_ops_t axg_ops = {
|
||||
.pwr_domain_on = axg_pwr_domain_on,
|
||||
.pwr_domain_on_finish = axg_pwr_domain_on_finish,
|
||||
.pwr_domain_off = axg_pwr_domain_off,
|
||||
.pwr_domain_pwr_down_wfi = axg_pwr_domain_pwr_down_wfi,
|
||||
.system_off = axg_system_off,
|
||||
.system_reset = axg_system_reset
|
||||
};
|
||||
|
||||
int plat_setup_psci_ops(uintptr_t sec_entrypoint,
|
||||
const plat_psci_ops_t **psci_ops)
|
||||
{
|
||||
axg_sec_entrypoint = sec_entrypoint;
|
||||
*psci_ops = &axg_ops;
|
||||
return 0;
|
||||
}
|
||||
+66
@@ -0,0 +1,66 @@
|
||||
/*
|
||||
* Copyright (c) 2020, Arm Limited and Contributors. All rights reserved.
|
||||
*
|
||||
* SPDX-License-Identifier: BSD-3-Clause
|
||||
*/
|
||||
|
||||
#ifndef PLATFORM_DEF_H
|
||||
#define PLATFORM_DEF_H
|
||||
|
||||
#include <arch.h>
|
||||
#include <lib/utils_def.h>
|
||||
|
||||
#include "../axg_def.h"
|
||||
|
||||
#define PLATFORM_LINKER_FORMAT "elf64-littleaarch64"
|
||||
#define PLATFORM_LINKER_ARCH aarch64
|
||||
|
||||
#define PLATFORM_STACK_SIZE UL(0x1000)
|
||||
|
||||
#define PLATFORM_MAX_CPUS_PER_CLUSTER U(4)
|
||||
#define PLATFORM_CLUSTER_COUNT U(1)
|
||||
#define PLATFORM_CLUSTER0_CORE_COUNT PLATFORM_MAX_CPUS_PER_CLUSTER
|
||||
#define PLATFORM_CORE_COUNT PLATFORM_CLUSTER0_CORE_COUNT
|
||||
|
||||
#define AML_PRIMARY_CPU U(0)
|
||||
|
||||
#define PLAT_MAX_PWR_LVL MPIDR_AFFLVL2
|
||||
#define PLAT_NUM_PWR_DOMAINS (PLATFORM_CLUSTER_COUNT + \
|
||||
PLATFORM_CORE_COUNT)
|
||||
|
||||
#define PLAT_MAX_RET_STATE U(1)
|
||||
#define PLAT_MAX_OFF_STATE U(2)
|
||||
|
||||
#define PLAT_SYS_CPU_CFG7 (U(1) << 25)
|
||||
#define PLAT_AO_TIMESTAMP_CNTL U(0x1ff)
|
||||
|
||||
/* Local power state for power domains in Run state. */
|
||||
#define PLAT_LOCAL_STATE_RUN U(0)
|
||||
/* Local power state for retention. Valid only for CPU power domains */
|
||||
#define PLAT_LOCAL_STATE_RET U(1)
|
||||
/* Local power state for power-down. Valid for CPU and cluster power domains. */
|
||||
#define PLAT_LOCAL_STATE_OFF U(2)
|
||||
|
||||
/*
|
||||
* Macros used to parse state information from State-ID if it is using the
|
||||
* recommended encoding for State-ID.
|
||||
*/
|
||||
#define PLAT_LOCAL_PSTATE_WIDTH U(4)
|
||||
#define PLAT_LOCAL_PSTATE_MASK ((U(1) << PLAT_LOCAL_PSTATE_WIDTH) - 1)
|
||||
|
||||
/*
|
||||
* Some data must be aligned on the biggest cache line size in the platform.
|
||||
* This is known only to the platform as it might have a combination of
|
||||
* integrated and external caches.
|
||||
*/
|
||||
#define CACHE_WRITEBACK_SHIFT U(6)
|
||||
#define CACHE_WRITEBACK_GRANULE (U(1) << CACHE_WRITEBACK_SHIFT)
|
||||
|
||||
/* Memory-related defines */
|
||||
#define PLAT_PHY_ADDR_SPACE_SIZE (ULL(1) << 32)
|
||||
#define PLAT_VIRT_ADDR_SPACE_SIZE (ULL(1) << 32)
|
||||
|
||||
#define MAX_MMAP_REGIONS 16
|
||||
#define MAX_XLAT_TABLES 8
|
||||
|
||||
#endif /* PLATFORM_DEF_H */
|
||||
@@ -0,0 +1,95 @@
|
||||
#
|
||||
# Copyright (c) 2020, ARM Limited and Contributors. All rights reserved.
|
||||
#
|
||||
# SPDX-License-Identifier: BSD-3-Clause
|
||||
#
|
||||
|
||||
include lib/xlat_tables_v2/xlat_tables.mk
|
||||
|
||||
AML_PLAT := plat/amlogic
|
||||
AML_PLAT_SOC := ${AML_PLAT}/${PLAT}
|
||||
AML_PLAT_COMMON := ${AML_PLAT}/common
|
||||
|
||||
DOIMAGEPATH ?= tools/amlogic
|
||||
DOIMAGETOOL ?= ${DOIMAGEPATH}/doimage
|
||||
|
||||
PLAT_INCLUDES := -Iinclude/drivers/amlogic/ \
|
||||
-I${AML_PLAT_SOC}/include \
|
||||
-I${AML_PLAT_COMMON}/include
|
||||
|
||||
GIC_SOURCES := drivers/arm/gic/common/gic_common.c \
|
||||
drivers/arm/gic/v2/gicv2_main.c \
|
||||
drivers/arm/gic/v2/gicv2_helpers.c \
|
||||
plat/common/plat_gicv2.c
|
||||
|
||||
BL31_SOURCES += lib/cpus/aarch64/cortex_a53.S \
|
||||
plat/common/plat_psci_common.c \
|
||||
drivers/amlogic/console/aarch64/meson_console.S \
|
||||
${AML_PLAT_SOC}/${PLAT}_bl31_setup.c \
|
||||
${AML_PLAT_SOC}/${PLAT}_pm.c \
|
||||
${AML_PLAT_SOC}/${PLAT}_common.c \
|
||||
${AML_PLAT_COMMON}/aarch64/aml_helpers.S \
|
||||
${AML_PLAT_COMMON}/aml_efuse.c \
|
||||
${AML_PLAT_COMMON}/aml_mhu.c \
|
||||
${AML_PLAT_COMMON}/aml_scpi.c \
|
||||
${AML_PLAT_COMMON}/aml_sip_svc.c \
|
||||
${AML_PLAT_COMMON}/aml_thermal.c \
|
||||
${AML_PLAT_COMMON}/aml_topology.c \
|
||||
${AML_PLAT_COMMON}/aml_console.c \
|
||||
drivers/amlogic/crypto/sha_dma.c \
|
||||
${XLAT_TABLES_LIB_SRCS} \
|
||||
${GIC_SOURCES}
|
||||
|
||||
# Tune compiler for Cortex-A53
|
||||
ifeq ($(notdir $(CC)),armclang)
|
||||
TF_CFLAGS_aarch64 += -mcpu=cortex-a53
|
||||
else ifneq ($(findstring clang,$(notdir $(CC))),)
|
||||
TF_CFLAGS_aarch64 += -mcpu=cortex-a53
|
||||
else
|
||||
TF_CFLAGS_aarch64 += -mtune=cortex-a53
|
||||
endif
|
||||
|
||||
# Build config flags
|
||||
# ------------------
|
||||
|
||||
# Enable all errata workarounds for Cortex-A53
|
||||
ERRATA_A53_855873 := 1
|
||||
ERRATA_A53_819472 := 1
|
||||
ERRATA_A53_824069 := 1
|
||||
ERRATA_A53_827319 := 1
|
||||
|
||||
WORKAROUND_CVE_2017_5715 := 0
|
||||
|
||||
# Have different sections for code and rodata
|
||||
SEPARATE_CODE_AND_RODATA := 1
|
||||
|
||||
# Use Coherent memory
|
||||
USE_COHERENT_MEM := 1
|
||||
|
||||
AML_USE_ATOS := 0
|
||||
$(eval $(call assert_boolean,AML_USE_ATOS))
|
||||
$(eval $(call add_define,AML_USE_ATOS))
|
||||
|
||||
# Verify build config
|
||||
# -------------------
|
||||
|
||||
ifneq (${RESET_TO_BL31}, 0)
|
||||
$(error Error: ${PLAT} needs RESET_TO_BL31=0)
|
||||
endif
|
||||
|
||||
ifeq (${ARCH},aarch32)
|
||||
$(error Error: AArch32 not supported on ${PLAT})
|
||||
endif
|
||||
|
||||
all: ${BUILD_PLAT}/bl31.img
|
||||
distclean realclean clean: cleanimage
|
||||
|
||||
cleanimage:
|
||||
${Q}${MAKE} -C ${DOIMAGEPATH} clean
|
||||
|
||||
${DOIMAGETOOL}:
|
||||
${Q}${MAKE} -C ${DOIMAGEPATH}
|
||||
|
||||
${BUILD_PLAT}/bl31.img: ${BUILD_PLAT}/bl31.bin ${DOIMAGETOOL}
|
||||
${DOIMAGETOOL} ${BUILD_PLAT}/bl31.bin ${BUILD_PLAT}/bl31.img
|
||||
|
||||
+97
@@ -0,0 +1,97 @@
|
||||
/*
|
||||
* Copyright (c) 2018-2020, ARM Limited and Contributors. All rights reserved.
|
||||
*
|
||||
* SPDX-License-Identifier: BSD-3-Clause
|
||||
*/
|
||||
|
||||
#include <arch.h>
|
||||
#include <asm_macros.S>
|
||||
#include <assert_macros.S>
|
||||
#include <platform_def.h>
|
||||
|
||||
.globl plat_crash_console_flush
|
||||
.globl plat_crash_console_init
|
||||
.globl plat_crash_console_putc
|
||||
.globl platform_mem_init
|
||||
.globl plat_is_my_cpu_primary
|
||||
.globl plat_my_core_pos
|
||||
.globl plat_reset_handler
|
||||
.globl plat_calc_core_pos
|
||||
|
||||
/* -----------------------------------------------------
|
||||
* unsigned int plat_my_core_pos(void);
|
||||
* -----------------------------------------------------
|
||||
*/
|
||||
func plat_my_core_pos
|
||||
mrs x0, mpidr_el1
|
||||
b plat_calc_core_pos
|
||||
endfunc plat_my_core_pos
|
||||
|
||||
/* -----------------------------------------------------
|
||||
* unsigned int plat_calc_core_pos(u_register_t mpidr);
|
||||
* -----------------------------------------------------
|
||||
*/
|
||||
func plat_calc_core_pos
|
||||
and x0, x0, #MPIDR_CPU_MASK
|
||||
ret
|
||||
endfunc plat_calc_core_pos
|
||||
|
||||
/* -----------------------------------------------------
|
||||
* unsigned int plat_is_my_cpu_primary(void);
|
||||
* -----------------------------------------------------
|
||||
*/
|
||||
func plat_is_my_cpu_primary
|
||||
mrs x0, mpidr_el1
|
||||
and x0, x0, #(MPIDR_CLUSTER_MASK | MPIDR_CPU_MASK)
|
||||
cmp x0, #AML_PRIMARY_CPU
|
||||
cset w0, eq
|
||||
ret
|
||||
endfunc plat_is_my_cpu_primary
|
||||
|
||||
/* ---------------------------------------------
|
||||
* void platform_mem_init(void);
|
||||
* ---------------------------------------------
|
||||
*/
|
||||
func platform_mem_init
|
||||
ret
|
||||
endfunc platform_mem_init
|
||||
|
||||
/* ---------------------------------------------
|
||||
* int plat_crash_console_init(void)
|
||||
* ---------------------------------------------
|
||||
*/
|
||||
func plat_crash_console_init
|
||||
mov_imm x0, AML_UART0_AO_BASE
|
||||
mov_imm x1, AML_UART0_AO_CLK_IN_HZ
|
||||
mov_imm x2, AML_UART_BAUDRATE
|
||||
b console_meson_init
|
||||
endfunc plat_crash_console_init
|
||||
|
||||
/* ---------------------------------------------
|
||||
* int plat_crash_console_putc(int c)
|
||||
* Clobber list : x1, x2
|
||||
* ---------------------------------------------
|
||||
*/
|
||||
func plat_crash_console_putc
|
||||
mov_imm x1, AML_UART0_AO_BASE
|
||||
b console_meson_core_putc
|
||||
endfunc plat_crash_console_putc
|
||||
|
||||
/* ---------------------------------------------
|
||||
* void plat_crash_console_flush()
|
||||
* Out : void.
|
||||
* Clobber list : x0, x1
|
||||
* ---------------------------------------------
|
||||
*/
|
||||
func plat_crash_console_flush
|
||||
mov_imm x0, AML_UART0_AO_BASE
|
||||
b console_meson_core_flush
|
||||
endfunc plat_crash_console_flush
|
||||
|
||||
/* ---------------------------------------------
|
||||
* void plat_reset_handler(void);
|
||||
* ---------------------------------------------
|
||||
*/
|
||||
func plat_reset_handler
|
||||
ret
|
||||
endfunc plat_reset_handler
|
||||
@@ -0,0 +1,33 @@
|
||||
/*
|
||||
* Copyright (c) 2019, Carlo Caione <ccaione@baylibre.com>
|
||||
*
|
||||
* SPDX-License-Identifier: BSD-3-Clause
|
||||
*/
|
||||
|
||||
#include <common/debug.h>
|
||||
#include <meson_console.h>
|
||||
#include <platform_def.h>
|
||||
|
||||
/*******************************************************************************
|
||||
* Function that sets up the console
|
||||
******************************************************************************/
|
||||
static console_t aml_console;
|
||||
|
||||
void aml_console_init(void)
|
||||
{
|
||||
int rc = console_meson_register(AML_UART0_AO_BASE,
|
||||
AML_UART0_AO_CLK_IN_HZ,
|
||||
AML_UART_BAUDRATE,
|
||||
&aml_console);
|
||||
if (rc == 0) {
|
||||
/*
|
||||
* The crash console doesn't use the multi console API, it uses
|
||||
* the core console functions directly. It is safe to call panic
|
||||
* and let it print debug information.
|
||||
*/
|
||||
panic();
|
||||
}
|
||||
|
||||
console_set_scope(&aml_console,
|
||||
CONSOLE_FLAG_BOOT | CONSOLE_FLAG_RUNTIME);
|
||||
}
|
||||
@@ -0,0 +1,25 @@
|
||||
/*
|
||||
* Copyright (c) 2018-2019, ARM Limited and Contributors. All rights reserved.
|
||||
*
|
||||
* SPDX-License-Identifier: BSD-3-Clause
|
||||
*/
|
||||
|
||||
#include <stdint.h>
|
||||
|
||||
#include "aml_private.h"
|
||||
|
||||
#define EFUSE_BASE 0x140
|
||||
#define EFUSE_SIZE 0xC0
|
||||
|
||||
uint64_t aml_efuse_read(void *dst, uint32_t offset, uint32_t size)
|
||||
{
|
||||
if ((uint64_t)(offset + size) > (uint64_t)EFUSE_SIZE)
|
||||
return 0;
|
||||
|
||||
return aml_scpi_efuse_read(dst, offset + EFUSE_BASE, size);
|
||||
}
|
||||
|
||||
uint64_t aml_efuse_user_max(void)
|
||||
{
|
||||
return EFUSE_SIZE;
|
||||
}
|
||||
@@ -0,0 +1,52 @@
|
||||
/*
|
||||
* Copyright (c) 2018-2019, ARM Limited and Contributors. All rights reserved.
|
||||
*
|
||||
* SPDX-License-Identifier: BSD-3-Clause
|
||||
*/
|
||||
|
||||
#include <lib/bakery_lock.h>
|
||||
#include <lib/mmio.h>
|
||||
#include <platform_def.h>
|
||||
|
||||
static DEFINE_BAKERY_LOCK(mhu_lock);
|
||||
|
||||
void aml_mhu_secure_message_start(void)
|
||||
{
|
||||
bakery_lock_get(&mhu_lock);
|
||||
|
||||
while (mmio_read_32(AML_HIU_MAILBOX_STAT_3) != 0)
|
||||
;
|
||||
}
|
||||
|
||||
void aml_mhu_secure_message_send(uint32_t msg)
|
||||
{
|
||||
mmio_write_32(AML_HIU_MAILBOX_SET_3, msg);
|
||||
|
||||
while (mmio_read_32(AML_HIU_MAILBOX_STAT_3) != 0)
|
||||
;
|
||||
}
|
||||
|
||||
uint32_t aml_mhu_secure_message_wait(void)
|
||||
{
|
||||
uint32_t val;
|
||||
|
||||
do {
|
||||
val = mmio_read_32(AML_HIU_MAILBOX_STAT_0);
|
||||
} while (val == 0);
|
||||
|
||||
return val;
|
||||
}
|
||||
|
||||
void aml_mhu_secure_message_end(void)
|
||||
{
|
||||
mmio_write_32(AML_HIU_MAILBOX_CLR_0, 0xFFFFFFFF);
|
||||
|
||||
bakery_lock_release(&mhu_lock);
|
||||
}
|
||||
|
||||
void aml_mhu_secure_init(void)
|
||||
{
|
||||
bakery_lock_init(&mhu_lock);
|
||||
|
||||
mmio_write_32(AML_HIU_MAILBOX_CLR_3, 0xFFFFFFFF);
|
||||
}
|
||||
@@ -0,0 +1,234 @@
|
||||
/*
|
||||
* Copyright (c) 2018-2019, ARM Limited and Contributors. All rights reserved.
|
||||
*
|
||||
* SPDX-License-Identifier: BSD-3-Clause
|
||||
*/
|
||||
|
||||
#include <assert.h>
|
||||
#include <crypto/sha_dma.h>
|
||||
#include <lib/mmio.h>
|
||||
#include <plat/common/platform.h>
|
||||
#include <platform_def.h>
|
||||
#include <string.h>
|
||||
|
||||
#include "aml_private.h"
|
||||
|
||||
#define SIZE_SHIFT 20
|
||||
#define SIZE_MASK 0x1FF
|
||||
#define SIZE_FWBLK 0x200UL
|
||||
|
||||
/*
|
||||
* Note: The Amlogic SCP firmware uses the legacy SCPI protocol.
|
||||
*/
|
||||
#define SCPI_CMD_SET_CSS_POWER_STATE 0x04
|
||||
#define SCPI_CMD_SET_SYS_POWER_STATE 0x08
|
||||
|
||||
#define SCPI_CMD_JTAG_SET_STATE 0xC0
|
||||
#define SCPI_CMD_EFUSE_READ 0xC2
|
||||
#define SCPI_CMD_CHIP_ID 0xC6
|
||||
|
||||
#define SCPI_CMD_COPY_FW 0xd4
|
||||
#define SCPI_CMD_SET_FW_ADDR 0xd3
|
||||
#define SCPI_CMD_FW_SIZE 0xd2
|
||||
|
||||
static inline uint32_t aml_scpi_cmd(uint32_t command, uint32_t size)
|
||||
{
|
||||
return command | (size << SIZE_SHIFT);
|
||||
}
|
||||
|
||||
static void aml_scpi_secure_message_send(uint32_t command, uint32_t size)
|
||||
{
|
||||
aml_mhu_secure_message_send(aml_scpi_cmd(command, size));
|
||||
}
|
||||
|
||||
static uint32_t aml_scpi_secure_message_receive(void **message_out, size_t *size_out)
|
||||
{
|
||||
uint32_t response = aml_mhu_secure_message_wait();
|
||||
|
||||
size_t size = (response >> SIZE_SHIFT) & SIZE_MASK;
|
||||
|
||||
response &= ~(SIZE_MASK << SIZE_SHIFT);
|
||||
|
||||
if (size_out != NULL)
|
||||
*size_out = size;
|
||||
|
||||
if (message_out != NULL)
|
||||
*message_out = (void *)AML_MHU_SECURE_SCP_TO_AP_PAYLOAD;
|
||||
|
||||
return response;
|
||||
}
|
||||
|
||||
void aml_scpi_set_css_power_state(u_register_t mpidr, uint32_t cpu_state,
|
||||
uint32_t cluster_state, uint32_t css_state)
|
||||
{
|
||||
uint32_t state = (mpidr & 0x0F) | /* CPU ID */
|
||||
((mpidr & 0xF00) >> 4) | /* Cluster ID */
|
||||
(cpu_state << 8) |
|
||||
(cluster_state << 12) |
|
||||
(css_state << 16);
|
||||
|
||||
aml_mhu_secure_message_start();
|
||||
mmio_write_32(AML_MHU_SECURE_AP_TO_SCP_PAYLOAD, state);
|
||||
aml_mhu_secure_message_send(aml_scpi_cmd(SCPI_CMD_SET_CSS_POWER_STATE, 4));
|
||||
aml_mhu_secure_message_wait();
|
||||
aml_mhu_secure_message_end();
|
||||
}
|
||||
|
||||
uint32_t aml_scpi_sys_power_state(uint64_t system_state)
|
||||
{
|
||||
uint32_t *response;
|
||||
size_t size;
|
||||
|
||||
aml_mhu_secure_message_start();
|
||||
mmio_write_8(AML_MHU_SECURE_AP_TO_SCP_PAYLOAD, system_state);
|
||||
aml_mhu_secure_message_send(aml_scpi_cmd(SCPI_CMD_SET_SYS_POWER_STATE, 1));
|
||||
aml_scpi_secure_message_receive((void *)&response, &size);
|
||||
aml_mhu_secure_message_end();
|
||||
|
||||
return *response;
|
||||
}
|
||||
|
||||
void aml_scpi_jtag_set_state(uint32_t state, uint8_t select)
|
||||
{
|
||||
assert(state <= AML_JTAG_STATE_OFF);
|
||||
|
||||
if (select > AML_JTAG_A53_EE) {
|
||||
WARN("BL31: Invalid JTAG select (0x%x).\n", select);
|
||||
return;
|
||||
}
|
||||
|
||||
aml_mhu_secure_message_start();
|
||||
mmio_write_32(AML_MHU_SECURE_AP_TO_SCP_PAYLOAD,
|
||||
(state << 8) | (uint32_t)select);
|
||||
aml_mhu_secure_message_send(aml_scpi_cmd(SCPI_CMD_JTAG_SET_STATE, 4));
|
||||
aml_mhu_secure_message_wait();
|
||||
aml_mhu_secure_message_end();
|
||||
}
|
||||
|
||||
uint32_t aml_scpi_efuse_read(void *dst, uint32_t base, uint32_t size)
|
||||
{
|
||||
uint32_t *response;
|
||||
size_t resp_size;
|
||||
|
||||
if (size > 0x1FC)
|
||||
return 0;
|
||||
|
||||
aml_mhu_secure_message_start();
|
||||
mmio_write_32(AML_MHU_SECURE_AP_TO_SCP_PAYLOAD, base);
|
||||
mmio_write_32(AML_MHU_SECURE_AP_TO_SCP_PAYLOAD + 4, size);
|
||||
aml_mhu_secure_message_send(aml_scpi_cmd(SCPI_CMD_EFUSE_READ, 8));
|
||||
aml_scpi_secure_message_receive((void *)&response, &resp_size);
|
||||
aml_mhu_secure_message_end();
|
||||
|
||||
/*
|
||||
* response[0] is the size of the response message.
|
||||
* response[1 ... N] are the contents.
|
||||
*/
|
||||
if (*response != 0)
|
||||
memcpy(dst, response + 1, *response);
|
||||
|
||||
return *response;
|
||||
}
|
||||
|
||||
void aml_scpi_unknown_thermal(uint32_t arg0, uint32_t arg1,
|
||||
uint32_t arg2, uint32_t arg3)
|
||||
{
|
||||
aml_mhu_secure_message_start();
|
||||
mmio_write_32(AML_MHU_SECURE_AP_TO_SCP_PAYLOAD + 0x0, arg0);
|
||||
mmio_write_32(AML_MHU_SECURE_AP_TO_SCP_PAYLOAD + 0x4, arg1);
|
||||
mmio_write_32(AML_MHU_SECURE_AP_TO_SCP_PAYLOAD + 0x8, arg2);
|
||||
mmio_write_32(AML_MHU_SECURE_AP_TO_SCP_PAYLOAD + 0xC, arg3);
|
||||
aml_mhu_secure_message_send(aml_scpi_cmd(0xC3, 16));
|
||||
aml_mhu_secure_message_wait();
|
||||
aml_mhu_secure_message_end();
|
||||
}
|
||||
|
||||
uint32_t aml_scpi_get_chip_id(uint8_t *obuff, uint32_t osize)
|
||||
{
|
||||
uint32_t *response;
|
||||
size_t resp_size;
|
||||
|
||||
if ((osize != 16) && (osize != 12))
|
||||
return 0;
|
||||
|
||||
aml_mhu_secure_message_start();
|
||||
aml_mhu_secure_message_send(aml_scpi_cmd(SCPI_CMD_CHIP_ID, osize));
|
||||
aml_scpi_secure_message_receive((void *)&response, &resp_size);
|
||||
aml_mhu_secure_message_end();
|
||||
|
||||
if (!((resp_size == 16) && (osize == 16)) &&
|
||||
!((resp_size == 0) && (osize == 12)))
|
||||
return 0;
|
||||
|
||||
memcpy((void *)obuff, (const void *)response, osize);
|
||||
|
||||
return osize;
|
||||
}
|
||||
|
||||
static inline void aml_scpi_copy_scp_data(uint8_t *data, size_t len)
|
||||
{
|
||||
void *dst = (void *)AML_MHU_SECURE_AP_TO_SCP_PAYLOAD;
|
||||
size_t sz;
|
||||
|
||||
mmio_write_32(AML_MHU_SECURE_AP_TO_SCP_PAYLOAD, len);
|
||||
aml_scpi_secure_message_send(SCPI_CMD_FW_SIZE, len);
|
||||
aml_mhu_secure_message_wait();
|
||||
|
||||
for (sz = 0; sz < len; sz += SIZE_FWBLK) {
|
||||
memcpy(dst, data + sz, MIN(SIZE_FWBLK, len - sz));
|
||||
aml_mhu_secure_message_send(SCPI_CMD_COPY_FW);
|
||||
}
|
||||
}
|
||||
|
||||
static inline void aml_scpi_set_scp_addr(uint64_t addr, size_t len)
|
||||
{
|
||||
volatile uint64_t *dst = (uint64_t *)AML_MHU_SECURE_AP_TO_SCP_PAYLOAD;
|
||||
|
||||
/*
|
||||
* It is ok as AML_MHU_SECURE_AP_TO_SCP_PAYLOAD is mapped as
|
||||
* non cachable
|
||||
*/
|
||||
*dst = addr;
|
||||
aml_scpi_secure_message_send(SCPI_CMD_SET_FW_ADDR, sizeof(addr));
|
||||
aml_mhu_secure_message_wait();
|
||||
|
||||
mmio_write_32(AML_MHU_SECURE_AP_TO_SCP_PAYLOAD, len);
|
||||
aml_scpi_secure_message_send(SCPI_CMD_FW_SIZE, len);
|
||||
aml_mhu_secure_message_wait();
|
||||
}
|
||||
|
||||
static inline void aml_scpi_send_fw_hash(uint8_t hash[], size_t len)
|
||||
{
|
||||
void *dst = (void *)AML_MHU_SECURE_AP_TO_SCP_PAYLOAD;
|
||||
|
||||
memcpy(dst, hash, len);
|
||||
aml_mhu_secure_message_send(0xd0);
|
||||
aml_mhu_secure_message_send(0xd1);
|
||||
aml_mhu_secure_message_send(0xd5);
|
||||
aml_mhu_secure_message_end();
|
||||
}
|
||||
|
||||
/**
|
||||
* Upload a FW to SCP.
|
||||
*
|
||||
* @param addr: firmware data address
|
||||
* @param size: size of firmware
|
||||
* @param send: If set, actually copy the firmware in SCP memory otherwise only
|
||||
* send the firmware address.
|
||||
*/
|
||||
void aml_scpi_upload_scp_fw(uintptr_t addr, size_t size, int send)
|
||||
{
|
||||
struct asd_ctx ctx;
|
||||
|
||||
asd_sha_init(&ctx, ASM_SHA256);
|
||||
asd_sha_update(&ctx, (void *)addr, size);
|
||||
asd_sha_finalize(&ctx);
|
||||
|
||||
aml_mhu_secure_message_start();
|
||||
if (send == 0)
|
||||
aml_scpi_set_scp_addr(addr, size);
|
||||
else
|
||||
aml_scpi_copy_scp_data((void *)addr, size);
|
||||
|
||||
aml_scpi_send_fw_hash(ctx.digest, sizeof(ctx.digest));
|
||||
}
|
||||
@@ -0,0 +1,99 @@
|
||||
/*
|
||||
* Copyright (c) 2018-2019, ARM Limited and Contributors. All rights reserved.
|
||||
*
|
||||
* SPDX-License-Identifier: BSD-3-Clause
|
||||
*/
|
||||
|
||||
#include <common/debug.h>
|
||||
#include <common/runtime_svc.h>
|
||||
#include <lib/mmio.h>
|
||||
#include <platform_def.h>
|
||||
#include <stdint.h>
|
||||
#include <string.h>
|
||||
|
||||
#include "aml_private.h"
|
||||
|
||||
struct aml_cpu_info {
|
||||
uint32_t version;
|
||||
uint8_t chip_id[16];
|
||||
};
|
||||
|
||||
static int aml_sip_get_chip_id(uint64_t version)
|
||||
{
|
||||
struct aml_cpu_info *info = (void *)AML_SHARE_MEM_OUTPUT_BASE;
|
||||
uint32_t size;
|
||||
|
||||
if (version > 2)
|
||||
return -1;
|
||||
|
||||
memset(info, 0, sizeof(struct aml_cpu_info));
|
||||
|
||||
if (version == 2) {
|
||||
info->version = 2;
|
||||
size = 16;
|
||||
} else {
|
||||
info->version = 1;
|
||||
size = 12;
|
||||
}
|
||||
|
||||
if (aml_scpi_get_chip_id(info->chip_id, size) == 0)
|
||||
return -1;
|
||||
|
||||
return 0;
|
||||
}
|
||||
|
||||
/*******************************************************************************
|
||||
* This function is responsible for handling all SiP calls
|
||||
******************************************************************************/
|
||||
static uintptr_t aml_sip_handler(uint32_t smc_fid,
|
||||
u_register_t x1, u_register_t x2,
|
||||
u_register_t x3, u_register_t x4,
|
||||
void *cookie, void *handle,
|
||||
u_register_t flags)
|
||||
{
|
||||
switch (smc_fid) {
|
||||
|
||||
case AML_SM_GET_SHARE_MEM_INPUT_BASE:
|
||||
SMC_RET1(handle, AML_SHARE_MEM_INPUT_BASE);
|
||||
|
||||
case AML_SM_GET_SHARE_MEM_OUTPUT_BASE:
|
||||
SMC_RET1(handle, AML_SHARE_MEM_OUTPUT_BASE);
|
||||
|
||||
case AML_SM_EFUSE_READ:
|
||||
{
|
||||
void *dst = (void *)AML_SHARE_MEM_OUTPUT_BASE;
|
||||
uint64_t ret = aml_efuse_read(dst, (uint32_t)x1, x2);
|
||||
|
||||
SMC_RET1(handle, ret);
|
||||
}
|
||||
case AML_SM_EFUSE_USER_MAX:
|
||||
SMC_RET1(handle, aml_efuse_user_max());
|
||||
|
||||
case AML_SM_JTAG_ON:
|
||||
aml_scpi_jtag_set_state(AML_JTAG_STATE_ON, x1);
|
||||
SMC_RET1(handle, 0);
|
||||
|
||||
case AML_SM_JTAG_OFF:
|
||||
aml_scpi_jtag_set_state(AML_JTAG_STATE_OFF, x1);
|
||||
SMC_RET1(handle, 0);
|
||||
|
||||
case AML_SM_GET_CHIP_ID:
|
||||
SMC_RET1(handle, aml_sip_get_chip_id(x1));
|
||||
|
||||
default:
|
||||
ERROR("BL31: Unhandled SIP SMC: 0x%08x\n", smc_fid);
|
||||
break;
|
||||
}
|
||||
|
||||
SMC_RET1(handle, SMC_UNK);
|
||||
}
|
||||
|
||||
DECLARE_RT_SVC(
|
||||
aml_sip_handler,
|
||||
|
||||
OEN_SIP_START,
|
||||
OEN_SIP_END,
|
||||
SMC_TYPE_FAST,
|
||||
NULL,
|
||||
aml_sip_handler
|
||||
);
|
||||
@@ -0,0 +1,27 @@
|
||||
/*
|
||||
* Copyright (c) 2018-2019, ARM Limited and Contributors. All rights reserved.
|
||||
*
|
||||
* SPDX-License-Identifier: BSD-3-Clause
|
||||
*/
|
||||
|
||||
#include <stdint.h>
|
||||
|
||||
#include "aml_private.h"
|
||||
|
||||
static int32_t modules_initialized = -1;
|
||||
|
||||
/*******************************************************************************
|
||||
* Unknown commands related to something thermal-related
|
||||
******************************************************************************/
|
||||
void aml_thermal_unknown(void)
|
||||
{
|
||||
uint16_t ret;
|
||||
|
||||
if (modules_initialized == -1) {
|
||||
aml_scpi_efuse_read(&ret, 0, 2);
|
||||
modules_initialized = ret;
|
||||
}
|
||||
|
||||
aml_scpi_unknown_thermal(10, 2, /* thermal */
|
||||
13, 1); /* thermalver */
|
||||
}
|
||||
@@ -0,0 +1,53 @@
|
||||
/*
|
||||
* Copyright (c) 2015-2019, ARM Limited and Contributors. All rights reserved.
|
||||
*
|
||||
* SPDX-License-Identifier: BSD-3-Clause
|
||||
*/
|
||||
|
||||
#include <arch.h>
|
||||
#include <platform_def.h>
|
||||
#include <stdint.h>
|
||||
|
||||
#include "aml_private.h"
|
||||
|
||||
/* The power domain tree descriptor */
|
||||
static unsigned char power_domain_tree_desc[] = {
|
||||
/* Number of root nodes */
|
||||
PLATFORM_CLUSTER_COUNT,
|
||||
/* Number of children for the first node */
|
||||
PLATFORM_CLUSTER0_CORE_COUNT
|
||||
};
|
||||
|
||||
/*******************************************************************************
|
||||
* This function returns the ARM default topology tree information.
|
||||
******************************************************************************/
|
||||
const unsigned char *plat_get_power_domain_tree_desc(void)
|
||||
{
|
||||
return power_domain_tree_desc;
|
||||
}
|
||||
|
||||
/*******************************************************************************
|
||||
* This function implements a part of the critical interface between the psci
|
||||
* generic layer and the platform that allows the former to query the platform
|
||||
* to convert an MPIDR to a unique linear index. An error code (-1) is returned
|
||||
* in case the MPIDR is invalid.
|
||||
******************************************************************************/
|
||||
int plat_core_pos_by_mpidr(u_register_t mpidr)
|
||||
{
|
||||
unsigned int cluster_id, cpu_id;
|
||||
|
||||
mpidr &= MPIDR_AFFINITY_MASK;
|
||||
if (mpidr & ~(MPIDR_CLUSTER_MASK | MPIDR_CPU_MASK))
|
||||
return -1;
|
||||
|
||||
cluster_id = (mpidr >> MPIDR_AFF1_SHIFT) & MPIDR_AFFLVL_MASK;
|
||||
cpu_id = (mpidr >> MPIDR_AFF0_SHIFT) & MPIDR_AFFLVL_MASK;
|
||||
|
||||
if (cluster_id >= PLATFORM_CLUSTER_COUNT)
|
||||
return -1;
|
||||
|
||||
if (cpu_id >= PLATFORM_MAX_CPUS_PER_CLUSTER)
|
||||
return -1;
|
||||
|
||||
return plat_calc_core_pos(mpidr);
|
||||
}
|
||||
+41
@@ -0,0 +1,41 @@
|
||||
/*
|
||||
* Copyright (c) 2018-2019, ARM Limited and Contributors. All rights reserved.
|
||||
*
|
||||
* SPDX-License-Identifier: BSD-3-Clause
|
||||
*/
|
||||
|
||||
#ifndef AML_PRIVATE_H
|
||||
#define AML_PRIVATE_H
|
||||
|
||||
#include <stddef.h>
|
||||
#include <stdint.h>
|
||||
|
||||
/* Utility functions */
|
||||
unsigned int plat_calc_core_pos(u_register_t mpidr);
|
||||
void aml_console_init(void);
|
||||
void aml_setup_page_tables(void);
|
||||
|
||||
/* MHU functions */
|
||||
void aml_mhu_secure_message_start(void);
|
||||
void aml_mhu_secure_message_send(uint32_t msg);
|
||||
uint32_t aml_mhu_secure_message_wait(void);
|
||||
void aml_mhu_secure_message_end(void);
|
||||
void aml_mhu_secure_init(void);
|
||||
|
||||
/* SCPI functions */
|
||||
void aml_scpi_set_css_power_state(u_register_t mpidr, uint32_t cpu_state,
|
||||
uint32_t cluster_state, uint32_t css_state);
|
||||
uint32_t aml_scpi_sys_power_state(uint64_t system_state);
|
||||
void aml_scpi_jtag_set_state(uint32_t state, uint8_t select);
|
||||
uint32_t aml_scpi_efuse_read(void *dst, uint32_t base, uint32_t size);
|
||||
void aml_scpi_unknown_thermal(uint32_t arg0, uint32_t arg1,
|
||||
uint32_t arg2, uint32_t arg3);
|
||||
void aml_scpi_upload_scp_fw(uintptr_t addr, size_t size, int send);
|
||||
uint32_t aml_scpi_get_chip_id(uint8_t *obuff, uint32_t osize);
|
||||
|
||||
/* Peripherals */
|
||||
void aml_thermal_unknown(void);
|
||||
uint64_t aml_efuse_read(void *dst, uint32_t offset, uint32_t size);
|
||||
uint64_t aml_efuse_user_max(void);
|
||||
|
||||
#endif /* AML_PRIVATE_H */
|
||||
+71
@@ -0,0 +1,71 @@
|
||||
/*
|
||||
* Copyright (c) 2018-2019, ARM Limited and Contributors. All rights reserved.
|
||||
*
|
||||
* SPDX-License-Identifier: BSD-3-Clause
|
||||
*/
|
||||
|
||||
#ifndef PLAT_MACROS_S
|
||||
#define PLAT_MACROS_S
|
||||
|
||||
#include <drivers/arm/gicv2.h>
|
||||
#include <platform_def.h>
|
||||
|
||||
.section .rodata.gic_reg_name, "aS"
|
||||
|
||||
gicc_regs:
|
||||
.asciz "gicc_hppir", "gicc_ahppir", "gicc_ctlr", ""
|
||||
gicd_pend_reg:
|
||||
.asciz "gicd_ispendr regs (Offsets 0x200 - 0x278)\n Offset:\t\t\tvalue\n"
|
||||
newline:
|
||||
.asciz "\n"
|
||||
spacer:
|
||||
.asciz ":\t\t0x"
|
||||
|
||||
/* ---------------------------------------------
|
||||
* The below required platform porting macro
|
||||
* prints out relevant GIC and CCI registers
|
||||
* whenever an unhandled exception is taken in
|
||||
* BL31.
|
||||
* Clobbers: x0 - x10, x16, x17, sp
|
||||
* ---------------------------------------------
|
||||
*/
|
||||
.macro plat_crash_print_regs
|
||||
|
||||
/* GICC registers */
|
||||
|
||||
mov_imm x17, AML_GICC_BASE
|
||||
|
||||
adr x6, gicc_regs
|
||||
ldr w8, [x17, #GICC_HPPIR]
|
||||
ldr w9, [x17, #GICC_AHPPIR]
|
||||
ldr w10, [x17, #GICC_CTLR]
|
||||
bl str_in_crash_buf_print
|
||||
|
||||
/* GICD registers */
|
||||
|
||||
mov_imm x16, AML_GICD_BASE
|
||||
|
||||
add x7, x16, #GICD_ISPENDR
|
||||
adr x4, gicd_pend_reg
|
||||
bl asm_print_str
|
||||
|
||||
gicd_ispendr_loop:
|
||||
sub x4, x7, x16
|
||||
cmp x4, #0x280
|
||||
b.eq exit_print_gic_regs
|
||||
bl asm_print_hex
|
||||
|
||||
adr x4, spacer
|
||||
bl asm_print_str
|
||||
|
||||
ldr x4, [x7], #8
|
||||
bl asm_print_hex
|
||||
|
||||
adr x4, newline
|
||||
bl asm_print_str
|
||||
b gicd_ispendr_loop
|
||||
exit_print_gic_regs:
|
||||
|
||||
.endm
|
||||
|
||||
#endif /* PLAT_MACROS_S */
|
||||
@@ -0,0 +1,142 @@
|
||||
/*
|
||||
* Copyright (c) 2019, ARM Limited and Contributors. All rights reserved.
|
||||
*
|
||||
* SPDX-License-Identifier: BSD-3-Clause
|
||||
*/
|
||||
|
||||
#include <assert.h>
|
||||
#include <common/bl_common.h>
|
||||
#include <common/interrupt_props.h>
|
||||
#include <drivers/arm/gicv2.h>
|
||||
#include <lib/mmio.h>
|
||||
#include <lib/xlat_tables/xlat_mmu_helpers.h>
|
||||
#include <plat/common/platform.h>
|
||||
#include <platform_def.h>
|
||||
|
||||
#include "aml_private.h"
|
||||
|
||||
/*
|
||||
* Placeholder variables for copying the arguments that have been passed to
|
||||
* BL31 from BL2.
|
||||
*/
|
||||
static entry_point_info_t bl32_image_ep_info;
|
||||
static entry_point_info_t bl33_image_ep_info;
|
||||
static image_info_t bl30_image_info;
|
||||
static image_info_t bl301_image_info;
|
||||
|
||||
/*******************************************************************************
|
||||
* Return a pointer to the 'entry_point_info' structure of the next image for
|
||||
* the security state specified. BL33 corresponds to the non-secure image type
|
||||
* while BL32 corresponds to the secure image type. A NULL pointer is returned
|
||||
* if the image does not exist.
|
||||
******************************************************************************/
|
||||
entry_point_info_t *bl31_plat_get_next_image_ep_info(uint32_t type)
|
||||
{
|
||||
entry_point_info_t *next_image_info;
|
||||
|
||||
next_image_info = (type == NON_SECURE) ?
|
||||
&bl33_image_ep_info : &bl32_image_ep_info;
|
||||
|
||||
/* None of the images can have 0x0 as the entrypoint. */
|
||||
if (next_image_info->pc != 0U)
|
||||
return next_image_info;
|
||||
|
||||
return NULL;
|
||||
}
|
||||
|
||||
/*******************************************************************************
|
||||
* Perform any BL31 early platform setup. Here is an opportunity to copy
|
||||
* parameters passed by the calling EL (S-EL1 in BL2 & S-EL3 in BL1) before
|
||||
* they are lost (potentially). This needs to be done before the MMU is
|
||||
* initialized so that the memory layout can be used while creating page
|
||||
* tables. BL2 has flushed this information to memory, so we are guaranteed
|
||||
* to pick up good data.
|
||||
******************************************************************************/
|
||||
struct g12a_bl31_param {
|
||||
param_header_t h;
|
||||
image_info_t *bl31_image_info;
|
||||
entry_point_info_t *bl32_ep_info;
|
||||
image_info_t *bl32_image_info;
|
||||
entry_point_info_t *bl33_ep_info;
|
||||
image_info_t *bl33_image_info;
|
||||
image_info_t *scp_image_info[];
|
||||
};
|
||||
|
||||
void bl31_early_platform_setup2(u_register_t arg0, u_register_t arg1,
|
||||
u_register_t arg2, u_register_t arg3)
|
||||
{
|
||||
struct g12a_bl31_param *from_bl2;
|
||||
|
||||
/* Initialize the console to provide early debug support */
|
||||
aml_console_init();
|
||||
|
||||
from_bl2 = (struct g12a_bl31_param *)arg0;
|
||||
|
||||
/* Check params passed from BL2 are not NULL. */
|
||||
assert(from_bl2 != NULL);
|
||||
assert(from_bl2->h.type == PARAM_BL31);
|
||||
assert(from_bl2->h.version >= VERSION_1);
|
||||
|
||||
/*
|
||||
* Copy BL32 and BL33 entry point information. It is stored in Secure
|
||||
* RAM, in BL2's address space.
|
||||
*/
|
||||
bl32_image_ep_info = *from_bl2->bl32_ep_info;
|
||||
bl33_image_ep_info = *from_bl2->bl33_ep_info;
|
||||
|
||||
if (bl33_image_ep_info.pc == 0U) {
|
||||
ERROR("BL31: BL33 entrypoint not obtained from BL2\n");
|
||||
panic();
|
||||
}
|
||||
|
||||
bl30_image_info = *from_bl2->scp_image_info[0];
|
||||
bl301_image_info = *from_bl2->scp_image_info[1];
|
||||
}
|
||||
|
||||
void bl31_plat_arch_setup(void)
|
||||
{
|
||||
aml_setup_page_tables();
|
||||
|
||||
enable_mmu_el3(0);
|
||||
}
|
||||
|
||||
/*******************************************************************************
|
||||
* GICv2 driver setup information
|
||||
******************************************************************************/
|
||||
static const interrupt_prop_t g12a_interrupt_props[] = {
|
||||
INTR_PROP_DESC(IRQ_SEC_PHY_TIMER, GIC_HIGHEST_SEC_PRIORITY,
|
||||
GICV2_INTR_GROUP0, GIC_INTR_CFG_LEVEL),
|
||||
INTR_PROP_DESC(IRQ_SEC_SGI_0, GIC_HIGHEST_SEC_PRIORITY,
|
||||
GICV2_INTR_GROUP0, GIC_INTR_CFG_LEVEL),
|
||||
INTR_PROP_DESC(IRQ_SEC_SGI_1, GIC_HIGHEST_SEC_PRIORITY,
|
||||
GICV2_INTR_GROUP0, GIC_INTR_CFG_LEVEL),
|
||||
INTR_PROP_DESC(IRQ_SEC_SGI_2, GIC_HIGHEST_SEC_PRIORITY,
|
||||
GICV2_INTR_GROUP0, GIC_INTR_CFG_LEVEL),
|
||||
INTR_PROP_DESC(IRQ_SEC_SGI_3, GIC_HIGHEST_SEC_PRIORITY,
|
||||
GICV2_INTR_GROUP0, GIC_INTR_CFG_LEVEL),
|
||||
INTR_PROP_DESC(IRQ_SEC_SGI_4, GIC_HIGHEST_SEC_PRIORITY,
|
||||
GICV2_INTR_GROUP0, GIC_INTR_CFG_LEVEL),
|
||||
INTR_PROP_DESC(IRQ_SEC_SGI_5, GIC_HIGHEST_SEC_PRIORITY,
|
||||
GICV2_INTR_GROUP0, GIC_INTR_CFG_LEVEL),
|
||||
INTR_PROP_DESC(IRQ_SEC_SGI_6, GIC_HIGHEST_SEC_PRIORITY,
|
||||
GICV2_INTR_GROUP0, GIC_INTR_CFG_LEVEL),
|
||||
INTR_PROP_DESC(IRQ_SEC_SGI_7, GIC_HIGHEST_SEC_PRIORITY,
|
||||
GICV2_INTR_GROUP0, GIC_INTR_CFG_LEVEL)
|
||||
};
|
||||
|
||||
static const gicv2_driver_data_t g12a_gic_data = {
|
||||
.gicd_base = AML_GICD_BASE,
|
||||
.gicc_base = AML_GICC_BASE,
|
||||
.interrupt_props = g12a_interrupt_props,
|
||||
.interrupt_props_num = ARRAY_SIZE(g12a_interrupt_props)
|
||||
};
|
||||
|
||||
void bl31_platform_setup(void)
|
||||
{
|
||||
aml_mhu_secure_init();
|
||||
|
||||
gicv2_driver_init(&g12a_gic_data);
|
||||
gicv2_distif_init();
|
||||
gicv2_pcpu_distif_init();
|
||||
gicv2_cpuif_enable();
|
||||
}
|
||||
@@ -0,0 +1,125 @@
|
||||
/*
|
||||
* Copyright (c) 2019, ARM Limited and Contributors. All rights reserved.
|
||||
*
|
||||
* SPDX-License-Identifier: BSD-3-Clause
|
||||
*/
|
||||
|
||||
#include <assert.h>
|
||||
#include <bl31/interrupt_mgmt.h>
|
||||
#include <common/bl_common.h>
|
||||
#include <common/ep_info.h>
|
||||
#include <lib/mmio.h>
|
||||
#include <lib/xlat_tables/xlat_tables_v2.h>
|
||||
#include <platform_def.h>
|
||||
#include <stdint.h>
|
||||
|
||||
/*******************************************************************************
|
||||
* Platform memory map regions
|
||||
******************************************************************************/
|
||||
#define MAP_NSDRAM0 MAP_REGION_FLAT(AML_NSDRAM0_BASE, \
|
||||
AML_NSDRAM0_SIZE, \
|
||||
MT_MEMORY | MT_RW | MT_NS)
|
||||
|
||||
#define MAP_NS_SHARE_MEM MAP_REGION_FLAT(AML_NS_SHARE_MEM_BASE, \
|
||||
AML_NS_SHARE_MEM_SIZE, \
|
||||
MT_MEMORY | MT_RW | MT_NS)
|
||||
|
||||
#define MAP_SEC_SHARE_MEM MAP_REGION_FLAT(AML_SEC_SHARE_MEM_BASE, \
|
||||
AML_SEC_SHARE_MEM_SIZE, \
|
||||
MT_MEMORY | MT_RW | MT_SECURE)
|
||||
|
||||
#define MAP_SEC_DEVICE0 MAP_REGION_FLAT(AML_SEC_DEVICE0_BASE, \
|
||||
AML_SEC_DEVICE0_SIZE, \
|
||||
MT_DEVICE | MT_RW)
|
||||
|
||||
#define MAP_HDCP_RX MAP_REGION_FLAT(AML_HDCP_RX_BASE, \
|
||||
AML_HDCP_RX_SIZE, \
|
||||
MT_DEVICE | MT_RW | MT_SECURE)
|
||||
|
||||
#define MAP_HDCP_TX MAP_REGION_FLAT(AML_HDCP_TX_BASE, \
|
||||
AML_HDCP_TX_SIZE, \
|
||||
MT_DEVICE | MT_RW | MT_SECURE)
|
||||
|
||||
#define MAP_GIC_DEVICE MAP_REGION_FLAT(AML_GIC_DEVICE_BASE, \
|
||||
AML_GIC_DEVICE_SIZE, \
|
||||
MT_DEVICE | MT_RW | MT_SECURE)
|
||||
|
||||
#define MAP_SEC_DEVICE1 MAP_REGION_FLAT(AML_SEC_DEVICE1_BASE, \
|
||||
AML_SEC_DEVICE1_SIZE, \
|
||||
MT_DEVICE | MT_RW | MT_SECURE)
|
||||
|
||||
#define MAP_SEC_DEVICE2 MAP_REGION_FLAT(AML_SEC_DEVICE2_BASE, \
|
||||
AML_SEC_DEVICE2_SIZE, \
|
||||
MT_DEVICE | MT_RW | MT_SECURE)
|
||||
|
||||
#define MAP_TZRAM MAP_REGION_FLAT(AML_TZRAM_BASE, \
|
||||
AML_TZRAM_SIZE, \
|
||||
MT_DEVICE | MT_RW | MT_SECURE)
|
||||
|
||||
static const mmap_region_t g12a_mmap[] = {
|
||||
MAP_NSDRAM0,
|
||||
MAP_NS_SHARE_MEM,
|
||||
MAP_SEC_SHARE_MEM,
|
||||
MAP_SEC_DEVICE0,
|
||||
MAP_HDCP_RX,
|
||||
MAP_HDCP_TX,
|
||||
MAP_GIC_DEVICE,
|
||||
MAP_SEC_DEVICE1,
|
||||
MAP_SEC_DEVICE2,
|
||||
MAP_TZRAM,
|
||||
{0}
|
||||
};
|
||||
|
||||
/*******************************************************************************
|
||||
* Per-image regions
|
||||
******************************************************************************/
|
||||
#define MAP_BL31 MAP_REGION_FLAT(BL31_BASE, \
|
||||
BL31_END - BL31_BASE, \
|
||||
MT_MEMORY | MT_RW | MT_SECURE)
|
||||
|
||||
#define MAP_BL_CODE MAP_REGION_FLAT(BL_CODE_BASE, \
|
||||
BL_CODE_END - BL_CODE_BASE, \
|
||||
MT_CODE | MT_SECURE)
|
||||
|
||||
#define MAP_BL_RO_DATA MAP_REGION_FLAT(BL_RO_DATA_BASE, \
|
||||
BL_RO_DATA_END - BL_RO_DATA_BASE, \
|
||||
MT_RO_DATA | MT_SECURE)
|
||||
|
||||
#define MAP_BL_COHERENT MAP_REGION_FLAT(BL_COHERENT_RAM_BASE, \
|
||||
BL_COHERENT_RAM_END - BL_COHERENT_RAM_BASE, \
|
||||
MT_DEVICE | MT_RW | MT_SECURE)
|
||||
|
||||
/*******************************************************************************
|
||||
* Function that sets up the translation tables.
|
||||
******************************************************************************/
|
||||
void aml_setup_page_tables(void)
|
||||
{
|
||||
#if IMAGE_BL31
|
||||
const mmap_region_t g12a_bl_mmap[] = {
|
||||
MAP_BL31,
|
||||
MAP_BL_CODE,
|
||||
MAP_BL_RO_DATA,
|
||||
#if USE_COHERENT_MEM
|
||||
MAP_BL_COHERENT,
|
||||
#endif
|
||||
{0}
|
||||
};
|
||||
#endif
|
||||
|
||||
mmap_add(g12a_bl_mmap);
|
||||
|
||||
mmap_add(g12a_mmap);
|
||||
|
||||
init_xlat_tables();
|
||||
}
|
||||
|
||||
/*******************************************************************************
|
||||
* Function that returns the system counter frequency
|
||||
******************************************************************************/
|
||||
unsigned int plat_get_syscnt_freq2(void)
|
||||
{
|
||||
mmio_clrbits_32(AML_SYS_CPU_CFG7, ~0xFDFFFFFF);
|
||||
mmio_clrbits_32(AML_AO_TIMESTAMP_CNTL, ~0xFFFFFE00);
|
||||
|
||||
return AML_OSC24M_CLK_IN_HZ;
|
||||
}
|
||||
@@ -0,0 +1,135 @@
|
||||
/*
|
||||
* Copyright (c) 2019, ARM Limited and Contributors. All rights reserved.
|
||||
*
|
||||
* SPDX-License-Identifier: BSD-3-Clause
|
||||
*/
|
||||
|
||||
#ifndef G12A_DEF_H
|
||||
#define G12A_DEF_H
|
||||
|
||||
#include <lib/utils_def.h>
|
||||
|
||||
/*******************************************************************************
|
||||
* System oscillator
|
||||
******************************************************************************/
|
||||
#define AML_OSC24M_CLK_IN_HZ ULL(24000000) /* 24 MHz */
|
||||
|
||||
/*******************************************************************************
|
||||
* Memory regions
|
||||
******************************************************************************/
|
||||
#define AML_HDCP_RX_BASE UL(0xFFE0D000)
|
||||
#define AML_HDCP_RX_SIZE UL(0x00002000)
|
||||
|
||||
#define AML_HDCP_TX_BASE UL(0xFFE01000)
|
||||
#define AML_HDCP_TX_SIZE UL(0x00001000)
|
||||
|
||||
#define AML_NS_SHARE_MEM_BASE UL(0x05000000)
|
||||
#define AML_NS_SHARE_MEM_SIZE UL(0x00100000)
|
||||
|
||||
#define AML_SEC_SHARE_MEM_BASE UL(0x05200000)
|
||||
#define AML_SEC_SHARE_MEM_SIZE UL(0x00100000)
|
||||
|
||||
#define AML_GIC_DEVICE_BASE UL(0xFFC00000)
|
||||
#define AML_GIC_DEVICE_SIZE UL(0x00008000)
|
||||
|
||||
#define AML_NSDRAM0_BASE UL(0x01000000)
|
||||
#define AML_NSDRAM0_SIZE UL(0x0F000000)
|
||||
|
||||
#define BL31_BASE UL(0x05100000)
|
||||
#define BL31_SIZE UL(0x00100000)
|
||||
#define BL31_LIMIT (BL31_BASE + BL31_SIZE)
|
||||
|
||||
/* Shared memory used for SMC services */
|
||||
#define AML_SHARE_MEM_INPUT_BASE UL(0x050FE000)
|
||||
#define AML_SHARE_MEM_OUTPUT_BASE UL(0x050FF000)
|
||||
|
||||
#define AML_SEC_DEVICE0_BASE UL(0xFFD00000)
|
||||
#define AML_SEC_DEVICE0_SIZE UL(0x00026000)
|
||||
|
||||
#define AML_SEC_DEVICE1_BASE UL(0xFF800000)
|
||||
#define AML_SEC_DEVICE1_SIZE UL(0x0000A000)
|
||||
|
||||
#define AML_TZRAM_BASE UL(0xFFFA0000)
|
||||
#define AML_TZRAM_SIZE UL(0x00048000)
|
||||
|
||||
/* Mailboxes */
|
||||
#define AML_MHU_SECURE_SCP_TO_AP_PAYLOAD UL(0xFFFE7800)
|
||||
#define AML_MHU_SECURE_AP_TO_SCP_PAYLOAD UL(0xFFFE7A00)
|
||||
#define AML_PSCI_MAILBOX_BASE UL(0xFFFE7F00)
|
||||
|
||||
#define AML_SEC_DEVICE2_BASE UL(0xFF620000)
|
||||
#define AML_SEC_DEVICE2_SIZE UL(0x00028000)
|
||||
|
||||
/*******************************************************************************
|
||||
* GIC-400 and interrupt handling related constants
|
||||
******************************************************************************/
|
||||
#define AML_GICD_BASE UL(0xFFC01000)
|
||||
#define AML_GICC_BASE UL(0xFFC02000)
|
||||
|
||||
#define IRQ_SEC_PHY_TIMER 29
|
||||
|
||||
#define IRQ_SEC_SGI_0 8
|
||||
#define IRQ_SEC_SGI_1 9
|
||||
#define IRQ_SEC_SGI_2 10
|
||||
#define IRQ_SEC_SGI_3 11
|
||||
#define IRQ_SEC_SGI_4 12
|
||||
#define IRQ_SEC_SGI_5 13
|
||||
#define IRQ_SEC_SGI_6 14
|
||||
#define IRQ_SEC_SGI_7 15
|
||||
#define IRQ_SEC_SGI_8 16
|
||||
|
||||
/*******************************************************************************
|
||||
* UART definitions
|
||||
******************************************************************************/
|
||||
#define AML_UART0_AO_BASE UL(0xFF803000)
|
||||
#define AML_UART0_AO_CLK_IN_HZ AML_OSC24M_CLK_IN_HZ
|
||||
#define AML_UART_BAUDRATE U(115200)
|
||||
|
||||
/*******************************************************************************
|
||||
* Memory-mapped I/O Registers
|
||||
******************************************************************************/
|
||||
#define AML_AO_TIMESTAMP_CNTL UL(0xFF8000B4)
|
||||
|
||||
#define AML_SYS_CPU_CFG7 UL(0xFF634664)
|
||||
|
||||
#define AML_AO_RTI_STATUS_REG3 UL(0xFF80001C)
|
||||
#define AML_AO_RTI_SCP_STAT UL(0xFF80023C)
|
||||
#define AML_AO_RTI_SCP_READY_OFF U(0x14)
|
||||
#define AML_A0_RTI_SCP_READY_MASK U(3)
|
||||
#define AML_AO_RTI_SCP_IS_READY(v) \
|
||||
((((v) >> AML_AO_RTI_SCP_READY_OFF) & \
|
||||
AML_A0_RTI_SCP_READY_MASK) == AML_A0_RTI_SCP_READY_MASK)
|
||||
|
||||
#define AML_HIU_MAILBOX_SET_0 UL(0xFF63C404)
|
||||
#define AML_HIU_MAILBOX_STAT_0 UL(0xFF63C408)
|
||||
#define AML_HIU_MAILBOX_CLR_0 UL(0xFF63C40C)
|
||||
#define AML_HIU_MAILBOX_SET_3 UL(0xFF63C428)
|
||||
#define AML_HIU_MAILBOX_STAT_3 UL(0xFF63C42C)
|
||||
#define AML_HIU_MAILBOX_CLR_3 UL(0xFF63C430)
|
||||
|
||||
#define AML_SHA_DMA_BASE UL(0xFF63E000)
|
||||
#define AML_SHA_DMA_DESC (AML_SHA_DMA_BASE + 0x08)
|
||||
#define AML_SHA_DMA_STATUS (AML_SHA_DMA_BASE + 0x28)
|
||||
|
||||
/*******************************************************************************
|
||||
* System Monitor Call IDs and arguments
|
||||
******************************************************************************/
|
||||
#define AML_SM_GET_SHARE_MEM_INPUT_BASE U(0x82000020)
|
||||
#define AML_SM_GET_SHARE_MEM_OUTPUT_BASE U(0x82000021)
|
||||
|
||||
#define AML_SM_EFUSE_READ U(0x82000030)
|
||||
#define AML_SM_EFUSE_USER_MAX U(0x82000033)
|
||||
|
||||
#define AML_SM_JTAG_ON U(0x82000040)
|
||||
#define AML_SM_JTAG_OFF U(0x82000041)
|
||||
#define AML_SM_GET_CHIP_ID U(0x82000044)
|
||||
|
||||
#define AML_JTAG_STATE_ON U(0)
|
||||
#define AML_JTAG_STATE_OFF U(1)
|
||||
|
||||
#define AML_JTAG_M3_AO U(0)
|
||||
#define AML_JTAG_M3_EE U(1)
|
||||
#define AML_JTAG_A53_AO U(2)
|
||||
#define AML_JTAG_A53_EE U(3)
|
||||
|
||||
#endif /* G12A_DEF_H */
|
||||
@@ -0,0 +1,215 @@
|
||||
/*
|
||||
* Copyright (c) 2019, ARM Limited and Contributors. All rights reserved.
|
||||
*
|
||||
* SPDX-License-Identifier: BSD-3-Clause
|
||||
*/
|
||||
|
||||
#include <arch_helpers.h>
|
||||
#include <assert.h>
|
||||
#include <common/debug.h>
|
||||
#include <drivers/arm/gicv2.h>
|
||||
#include <drivers/console.h>
|
||||
#include <errno.h>
|
||||
#include <lib/mmio.h>
|
||||
#include <lib/psci/psci.h>
|
||||
#include <plat/common/platform.h>
|
||||
#include <platform_def.h>
|
||||
|
||||
#include "aml_private.h"
|
||||
|
||||
#define SCPI_POWER_ON 0
|
||||
#define SCPI_POWER_RETENTION 1
|
||||
#define SCPI_POWER_OFF 3
|
||||
|
||||
#define SCPI_SYSTEM_SHUTDOWN 0
|
||||
#define SCPI_SYSTEM_REBOOT 1
|
||||
|
||||
static uintptr_t g12a_sec_entrypoint;
|
||||
static volatile uint32_t g12a_cpu0_go;
|
||||
|
||||
static void g12a_pm_set_reset_addr(u_register_t mpidr, uint64_t value)
|
||||
{
|
||||
unsigned int core = plat_calc_core_pos(mpidr);
|
||||
uintptr_t cpu_mailbox_addr = AML_PSCI_MAILBOX_BASE + (core << 4);
|
||||
|
||||
mmio_write_64(cpu_mailbox_addr, value);
|
||||
}
|
||||
|
||||
static void g12a_pm_reset(u_register_t mpidr)
|
||||
{
|
||||
unsigned int core = plat_calc_core_pos(mpidr);
|
||||
uintptr_t cpu_mailbox_addr = AML_PSCI_MAILBOX_BASE + (core << 4) + 8;
|
||||
|
||||
mmio_write_32(cpu_mailbox_addr, 0);
|
||||
}
|
||||
|
||||
static void __dead2 g12a_system_reset(void)
|
||||
{
|
||||
INFO("BL31: PSCI_SYSTEM_RESET\n");
|
||||
|
||||
u_register_t mpidr = read_mpidr_el1();
|
||||
uint32_t status = mmio_read_32(AML_AO_RTI_STATUS_REG3);
|
||||
int ret;
|
||||
|
||||
NOTICE("BL31: Reboot reason: 0x%x\n", status);
|
||||
|
||||
status &= 0xFFFF0FF0;
|
||||
|
||||
console_flush();
|
||||
|
||||
mmio_write_32(AML_AO_RTI_STATUS_REG3, status);
|
||||
|
||||
ret = aml_scpi_sys_power_state(SCPI_SYSTEM_REBOOT);
|
||||
|
||||
if (ret != 0) {
|
||||
ERROR("BL31: PSCI_SYSTEM_RESET: SCP error: %i\n", ret);
|
||||
panic();
|
||||
}
|
||||
|
||||
g12a_pm_reset(mpidr);
|
||||
|
||||
wfi();
|
||||
|
||||
ERROR("BL31: PSCI_SYSTEM_RESET: Operation not handled\n");
|
||||
panic();
|
||||
}
|
||||
|
||||
static void __dead2 g12a_system_off(void)
|
||||
{
|
||||
INFO("BL31: PSCI_SYSTEM_OFF\n");
|
||||
|
||||
u_register_t mpidr = read_mpidr_el1();
|
||||
int ret;
|
||||
|
||||
ret = aml_scpi_sys_power_state(SCPI_SYSTEM_SHUTDOWN);
|
||||
|
||||
if (ret != 0) {
|
||||
ERROR("BL31: PSCI_SYSTEM_OFF: SCP error %i\n", ret);
|
||||
panic();
|
||||
}
|
||||
|
||||
g12a_pm_set_reset_addr(mpidr, 0);
|
||||
g12a_pm_reset(mpidr);
|
||||
|
||||
wfi();
|
||||
|
||||
ERROR("BL31: PSCI_SYSTEM_OFF: Operation not handled\n");
|
||||
panic();
|
||||
}
|
||||
|
||||
static int32_t g12a_pwr_domain_on(u_register_t mpidr)
|
||||
{
|
||||
unsigned int core = plat_calc_core_pos(mpidr);
|
||||
|
||||
/* CPU0 can't be turned OFF */
|
||||
if (core == AML_PRIMARY_CPU) {
|
||||
VERBOSE("BL31: Releasing CPU0 from wait loop...\n");
|
||||
|
||||
g12a_cpu0_go = 1;
|
||||
flush_dcache_range((uintptr_t)&g12a_cpu0_go,
|
||||
sizeof(g12a_cpu0_go));
|
||||
dsb();
|
||||
isb();
|
||||
|
||||
sev();
|
||||
|
||||
return PSCI_E_SUCCESS;
|
||||
}
|
||||
|
||||
g12a_pm_set_reset_addr(mpidr, g12a_sec_entrypoint);
|
||||
aml_scpi_set_css_power_state(mpidr,
|
||||
SCPI_POWER_ON, SCPI_POWER_ON, SCPI_POWER_ON);
|
||||
dmbsy();
|
||||
sev();
|
||||
|
||||
return PSCI_E_SUCCESS;
|
||||
}
|
||||
|
||||
static void g12a_pwr_domain_on_finish(const psci_power_state_t *target_state)
|
||||
{
|
||||
unsigned int core = plat_calc_core_pos(read_mpidr_el1());
|
||||
|
||||
assert(target_state->pwr_domain_state[MPIDR_AFFLVL0] ==
|
||||
PLAT_LOCAL_STATE_OFF);
|
||||
|
||||
if (core == AML_PRIMARY_CPU) {
|
||||
g12a_cpu0_go = 0;
|
||||
flush_dcache_range((uintptr_t)&g12a_cpu0_go,
|
||||
sizeof(g12a_cpu0_go));
|
||||
dsb();
|
||||
isb();
|
||||
}
|
||||
|
||||
gicv2_pcpu_distif_init();
|
||||
gicv2_cpuif_enable();
|
||||
}
|
||||
|
||||
static void g12a_pwr_domain_off(const psci_power_state_t *target_state)
|
||||
{
|
||||
u_register_t mpidr = read_mpidr_el1();
|
||||
unsigned int core = plat_calc_core_pos(mpidr);
|
||||
|
||||
gicv2_cpuif_disable();
|
||||
|
||||
/* CPU0 can't be turned OFF */
|
||||
if (core == AML_PRIMARY_CPU)
|
||||
return;
|
||||
|
||||
aml_scpi_set_css_power_state(mpidr,
|
||||
SCPI_POWER_OFF, SCPI_POWER_ON,
|
||||
SCPI_POWER_ON);
|
||||
}
|
||||
|
||||
static void __dead2 g12a_pwr_domain_pwr_down_wfi(const psci_power_state_t
|
||||
*target_state)
|
||||
{
|
||||
u_register_t mpidr = read_mpidr_el1();
|
||||
unsigned int core = plat_calc_core_pos(mpidr);
|
||||
|
||||
/* CPU0 can't be turned OFF, emulate it with a WFE loop */
|
||||
if (core == AML_PRIMARY_CPU) {
|
||||
VERBOSE("BL31: CPU0 entering wait loop...\n");
|
||||
|
||||
while (g12a_cpu0_go == 0)
|
||||
wfe();
|
||||
|
||||
VERBOSE("BL31: CPU0 resumed.\n");
|
||||
|
||||
/*
|
||||
* Because setting CPU0's warm reset entrypoint through PSCI
|
||||
* mailbox and/or mmio mapped RVBAR (0xda834650) does not seem
|
||||
* to work, jump to it manually.
|
||||
* In order to avoid an assert, MMU has to be disabled.
|
||||
*/
|
||||
disable_mmu_el3();
|
||||
((void(*)(void))g12a_sec_entrypoint)();
|
||||
}
|
||||
|
||||
dsbsy();
|
||||
g12a_pm_set_reset_addr(mpidr, 0);
|
||||
g12a_pm_reset(mpidr);
|
||||
|
||||
for (;;)
|
||||
wfi();
|
||||
}
|
||||
|
||||
/*******************************************************************************
|
||||
* Platform handlers and setup function.
|
||||
******************************************************************************/
|
||||
static const plat_psci_ops_t g12a_ops = {
|
||||
.pwr_domain_on = g12a_pwr_domain_on,
|
||||
.pwr_domain_on_finish = g12a_pwr_domain_on_finish,
|
||||
.pwr_domain_off = g12a_pwr_domain_off,
|
||||
.pwr_domain_pwr_down_wfi = g12a_pwr_domain_pwr_down_wfi,
|
||||
.system_off = g12a_system_off,
|
||||
.system_reset = g12a_system_reset
|
||||
};
|
||||
|
||||
int plat_setup_psci_ops(uintptr_t sec_entrypoint,
|
||||
const plat_psci_ops_t **psci_ops)
|
||||
{
|
||||
g12a_sec_entrypoint = sec_entrypoint;
|
||||
*psci_ops = &g12a_ops;
|
||||
g12a_cpu0_go = 0;
|
||||
return 0;
|
||||
}
|
||||
+63
@@ -0,0 +1,63 @@
|
||||
/*
|
||||
* Copyright (c) 2019, ARM Limited and Contributors. All rights reserved.
|
||||
*
|
||||
* SPDX-License-Identifier: BSD-3-Clause
|
||||
*/
|
||||
|
||||
#ifndef PLATFORM_DEF_H
|
||||
#define PLATFORM_DEF_H
|
||||
|
||||
#include <arch.h>
|
||||
#include <lib/utils_def.h>
|
||||
|
||||
#include "../g12a_def.h"
|
||||
|
||||
#define PLATFORM_LINKER_FORMAT "elf64-littleaarch64"
|
||||
#define PLATFORM_LINKER_ARCH aarch64
|
||||
|
||||
#define PLATFORM_STACK_SIZE UL(0x1000)
|
||||
|
||||
#define PLATFORM_MAX_CPUS_PER_CLUSTER U(4)
|
||||
#define PLATFORM_CLUSTER_COUNT U(1)
|
||||
#define PLATFORM_CLUSTER0_CORE_COUNT PLATFORM_MAX_CPUS_PER_CLUSTER
|
||||
#define PLATFORM_CORE_COUNT PLATFORM_CLUSTER0_CORE_COUNT
|
||||
|
||||
#define AML_PRIMARY_CPU U(0)
|
||||
|
||||
#define PLAT_MAX_PWR_LVL MPIDR_AFFLVL1
|
||||
#define PLAT_NUM_PWR_DOMAINS (PLATFORM_CLUSTER_COUNT + \
|
||||
PLATFORM_CORE_COUNT)
|
||||
|
||||
#define PLAT_MAX_RET_STATE U(1)
|
||||
#define PLAT_MAX_OFF_STATE U(2)
|
||||
|
||||
/* Local power state for power domains in Run state. */
|
||||
#define PLAT_LOCAL_STATE_RUN U(0)
|
||||
/* Local power state for retention. Valid only for CPU power domains */
|
||||
#define PLAT_LOCAL_STATE_RET U(1)
|
||||
/* Local power state for power-down. Valid for CPU and cluster power domains. */
|
||||
#define PLAT_LOCAL_STATE_OFF U(2)
|
||||
|
||||
/*
|
||||
* Macros used to parse state information from State-ID if it is using the
|
||||
* recommended encoding for State-ID.
|
||||
*/
|
||||
#define PLAT_LOCAL_PSTATE_WIDTH U(4)
|
||||
#define PLAT_LOCAL_PSTATE_MASK ((U(1) << PLAT_LOCAL_PSTATE_WIDTH) - 1)
|
||||
|
||||
/*
|
||||
* Some data must be aligned on the biggest cache line size in the platform.
|
||||
* This is known only to the platform as it might have a combination of
|
||||
* integrated and external caches.
|
||||
*/
|
||||
#define CACHE_WRITEBACK_SHIFT U(6)
|
||||
#define CACHE_WRITEBACK_GRANULE (U(1) << CACHE_WRITEBACK_SHIFT)
|
||||
|
||||
/* Memory-related defines */
|
||||
#define PLAT_PHY_ADDR_SPACE_SIZE (ULL(1) << 32)
|
||||
#define PLAT_VIRT_ADDR_SPACE_SIZE (ULL(1) << 32)
|
||||
|
||||
#define MAX_MMAP_REGIONS 16
|
||||
#define MAX_XLAT_TABLES 8
|
||||
|
||||
#endif /* PLATFORM_DEF_H */
|
||||
@@ -0,0 +1,91 @@
|
||||
#
|
||||
# Copyright (c) 2019, ARM Limited and Contributors. All rights reserved.
|
||||
#
|
||||
# SPDX-License-Identifier: BSD-3-Clause
|
||||
#
|
||||
|
||||
include lib/xlat_tables_v2/xlat_tables.mk
|
||||
|
||||
AML_PLAT := plat/amlogic
|
||||
AML_PLAT_SOC := ${AML_PLAT}/${PLAT}
|
||||
AML_PLAT_COMMON := ${AML_PLAT}/common
|
||||
|
||||
DOIMAGEPATH ?= tools/amlogic
|
||||
DOIMAGETOOL ?= ${DOIMAGEPATH}/doimage
|
||||
|
||||
PLAT_INCLUDES := -Iinclude/drivers/amlogic/ \
|
||||
-I${AML_PLAT_SOC}/include \
|
||||
-I${AML_PLAT_COMMON}/include
|
||||
|
||||
GIC_SOURCES := drivers/arm/gic/common/gic_common.c \
|
||||
drivers/arm/gic/v2/gicv2_main.c \
|
||||
drivers/arm/gic/v2/gicv2_helpers.c \
|
||||
plat/common/plat_gicv2.c
|
||||
|
||||
BL31_SOURCES += lib/cpus/aarch64/cortex_a53.S \
|
||||
plat/common/plat_psci_common.c \
|
||||
drivers/amlogic/console/aarch64/meson_console.S \
|
||||
${AML_PLAT_SOC}/${PLAT}_bl31_setup.c \
|
||||
${AML_PLAT_SOC}/${PLAT}_pm.c \
|
||||
${AML_PLAT_SOC}/${PLAT}_common.c \
|
||||
${AML_PLAT_COMMON}/aarch64/aml_helpers.S \
|
||||
${AML_PLAT_COMMON}/aml_efuse.c \
|
||||
${AML_PLAT_COMMON}/aml_mhu.c \
|
||||
${AML_PLAT_COMMON}/aml_scpi.c \
|
||||
${AML_PLAT_COMMON}/aml_sip_svc.c \
|
||||
${AML_PLAT_COMMON}/aml_thermal.c \
|
||||
${AML_PLAT_COMMON}/aml_topology.c \
|
||||
${AML_PLAT_COMMON}/aml_console.c \
|
||||
drivers/amlogic/crypto/sha_dma.c \
|
||||
${XLAT_TABLES_LIB_SRCS} \
|
||||
${GIC_SOURCES}
|
||||
|
||||
# Tune compiler for Cortex-A53
|
||||
ifeq ($(notdir $(CC)),armclang)
|
||||
TF_CFLAGS_aarch64 += -mcpu=cortex-a53
|
||||
else ifneq ($(findstring clang,$(notdir $(CC))),)
|
||||
TF_CFLAGS_aarch64 += -mcpu=cortex-a53
|
||||
else
|
||||
TF_CFLAGS_aarch64 += -mtune=cortex-a53
|
||||
endif
|
||||
|
||||
# Build config flags
|
||||
# ------------------
|
||||
|
||||
# Enable all errata workarounds for Cortex-A53
|
||||
ERRATA_A53_855873 := 1
|
||||
ERRATA_A53_819472 := 1
|
||||
ERRATA_A53_824069 := 1
|
||||
ERRATA_A53_827319 := 1
|
||||
|
||||
WORKAROUND_CVE_2017_5715 := 0
|
||||
|
||||
# Have different sections for code and rodata
|
||||
SEPARATE_CODE_AND_RODATA := 1
|
||||
|
||||
# Use Coherent memory
|
||||
USE_COHERENT_MEM := 1
|
||||
|
||||
# Verify build config
|
||||
# -------------------
|
||||
|
||||
ifneq (${RESET_TO_BL31}, 0)
|
||||
$(error Error: ${PLAT} needs RESET_TO_BL31=0)
|
||||
endif
|
||||
|
||||
ifeq (${ARCH},aarch32)
|
||||
$(error Error: AArch32 not supported on ${PLAT})
|
||||
endif
|
||||
|
||||
all: ${BUILD_PLAT}/bl31.img
|
||||
distclean realclean clean: cleanimage
|
||||
|
||||
cleanimage:
|
||||
${Q}${MAKE} -C ${DOIMAGEPATH} clean
|
||||
|
||||
${DOIMAGETOOL}:
|
||||
${Q}${MAKE} -C ${DOIMAGEPATH}
|
||||
|
||||
${BUILD_PLAT}/bl31.img: ${BUILD_PLAT}/bl31.bin ${DOIMAGETOOL}
|
||||
${DOIMAGETOOL} ${BUILD_PLAT}/bl31.bin ${BUILD_PLAT}/bl31.img
|
||||
|
||||
@@ -0,0 +1,144 @@
|
||||
/*
|
||||
* Copyright (c) 2018-2019, ARM Limited and Contributors. All rights reserved.
|
||||
*
|
||||
* SPDX-License-Identifier: BSD-3-Clause
|
||||
*/
|
||||
|
||||
#include <assert.h>
|
||||
#include <common/bl_common.h>
|
||||
#include <common/interrupt_props.h>
|
||||
#include <drivers/arm/gicv2.h>
|
||||
#include <lib/xlat_tables/xlat_mmu_helpers.h>
|
||||
#include <plat/common/platform.h>
|
||||
#include <platform_def.h>
|
||||
|
||||
#include "aml_private.h"
|
||||
|
||||
/*
|
||||
* Placeholder variables for copying the arguments that have been passed to
|
||||
* BL31 from BL2.
|
||||
*/
|
||||
static entry_point_info_t bl33_image_ep_info;
|
||||
|
||||
/*******************************************************************************
|
||||
* Return a pointer to the 'entry_point_info' structure of the next image for
|
||||
* the security state specified. BL33 corresponds to the non-secure image type
|
||||
* while BL32 corresponds to the secure image type. A NULL pointer is returned
|
||||
* if the image does not exist.
|
||||
******************************************************************************/
|
||||
entry_point_info_t *bl31_plat_get_next_image_ep_info(uint32_t type)
|
||||
{
|
||||
entry_point_info_t *next_image_info;
|
||||
|
||||
assert(type == NON_SECURE);
|
||||
|
||||
next_image_info = &bl33_image_ep_info;
|
||||
|
||||
/* None of the images can have 0x0 as the entrypoint. */
|
||||
if (next_image_info->pc != 0U) {
|
||||
return next_image_info;
|
||||
} else {
|
||||
return NULL;
|
||||
}
|
||||
}
|
||||
|
||||
/*******************************************************************************
|
||||
* Perform any BL31 early platform setup. Here is an opportunity to copy
|
||||
* parameters passed by the calling EL (S-EL1 in BL2 & S-EL3 in BL1) before
|
||||
* they are lost (potentially). This needs to be done before the MMU is
|
||||
* initialized so that the memory layout can be used while creating page
|
||||
* tables. BL2 has flushed this information to memory, so we are guaranteed
|
||||
* to pick up good data.
|
||||
******************************************************************************/
|
||||
struct gxbb_bl31_param {
|
||||
param_header_t h;
|
||||
image_info_t *bl31_image_info;
|
||||
entry_point_info_t *bl32_ep_info;
|
||||
image_info_t *bl32_image_info;
|
||||
entry_point_info_t *bl33_ep_info;
|
||||
image_info_t *bl33_image_info;
|
||||
};
|
||||
|
||||
void bl31_early_platform_setup2(u_register_t arg0, u_register_t arg1,
|
||||
u_register_t arg2, u_register_t arg3)
|
||||
{
|
||||
struct gxbb_bl31_param *from_bl2;
|
||||
|
||||
/* Initialize the console to provide early debug support */
|
||||
aml_console_init();
|
||||
|
||||
/*
|
||||
* In debug builds, we pass a special value in 'arg1' to verify platform
|
||||
* parameters from BL2 to BL31. In release builds it's not used.
|
||||
*/
|
||||
assert(arg1 == AML_BL31_PLAT_PARAM_VAL);
|
||||
|
||||
/* Check that params passed from BL2 are not NULL. */
|
||||
from_bl2 = (struct gxbb_bl31_param *) arg0;
|
||||
|
||||
/* Check params passed from BL2 are not NULL. */
|
||||
assert(from_bl2 != NULL);
|
||||
assert(from_bl2->h.type == PARAM_BL31);
|
||||
assert(from_bl2->h.version >= VERSION_1);
|
||||
|
||||
/*
|
||||
* Copy BL33 entry point information. It is stored in Secure RAM, in
|
||||
* BL2's address space.
|
||||
*/
|
||||
bl33_image_ep_info = *from_bl2->bl33_ep_info;
|
||||
|
||||
if (bl33_image_ep_info.pc == 0U) {
|
||||
ERROR("BL31: BL33 entrypoint not obtained from BL2\n");
|
||||
panic();
|
||||
}
|
||||
}
|
||||
|
||||
void bl31_plat_arch_setup(void)
|
||||
{
|
||||
aml_setup_page_tables();
|
||||
|
||||
enable_mmu_el3(0);
|
||||
}
|
||||
|
||||
/*******************************************************************************
|
||||
* GICv2 driver setup information
|
||||
******************************************************************************/
|
||||
static const interrupt_prop_t gxbb_interrupt_props[] = {
|
||||
INTR_PROP_DESC(IRQ_SEC_PHY_TIMER, GIC_HIGHEST_SEC_PRIORITY,
|
||||
GICV2_INTR_GROUP0, GIC_INTR_CFG_LEVEL),
|
||||
INTR_PROP_DESC(IRQ_SEC_SGI_0, GIC_HIGHEST_SEC_PRIORITY,
|
||||
GICV2_INTR_GROUP0, GIC_INTR_CFG_LEVEL),
|
||||
INTR_PROP_DESC(IRQ_SEC_SGI_1, GIC_HIGHEST_SEC_PRIORITY,
|
||||
GICV2_INTR_GROUP0, GIC_INTR_CFG_LEVEL),
|
||||
INTR_PROP_DESC(IRQ_SEC_SGI_2, GIC_HIGHEST_SEC_PRIORITY,
|
||||
GICV2_INTR_GROUP0, GIC_INTR_CFG_LEVEL),
|
||||
INTR_PROP_DESC(IRQ_SEC_SGI_3, GIC_HIGHEST_SEC_PRIORITY,
|
||||
GICV2_INTR_GROUP0, GIC_INTR_CFG_LEVEL),
|
||||
INTR_PROP_DESC(IRQ_SEC_SGI_4, GIC_HIGHEST_SEC_PRIORITY,
|
||||
GICV2_INTR_GROUP0, GIC_INTR_CFG_LEVEL),
|
||||
INTR_PROP_DESC(IRQ_SEC_SGI_5, GIC_HIGHEST_SEC_PRIORITY,
|
||||
GICV2_INTR_GROUP0, GIC_INTR_CFG_LEVEL),
|
||||
INTR_PROP_DESC(IRQ_SEC_SGI_6, GIC_HIGHEST_SEC_PRIORITY,
|
||||
GICV2_INTR_GROUP0, GIC_INTR_CFG_LEVEL),
|
||||
INTR_PROP_DESC(IRQ_SEC_SGI_7, GIC_HIGHEST_SEC_PRIORITY,
|
||||
GICV2_INTR_GROUP0, GIC_INTR_CFG_LEVEL),
|
||||
};
|
||||
|
||||
static const gicv2_driver_data_t gxbb_gic_data = {
|
||||
.gicd_base = AML_GICD_BASE,
|
||||
.gicc_base = AML_GICC_BASE,
|
||||
.interrupt_props = gxbb_interrupt_props,
|
||||
.interrupt_props_num = ARRAY_SIZE(gxbb_interrupt_props),
|
||||
};
|
||||
|
||||
void bl31_platform_setup(void)
|
||||
{
|
||||
aml_mhu_secure_init();
|
||||
|
||||
gicv2_driver_init(&gxbb_gic_data);
|
||||
gicv2_distif_init();
|
||||
gicv2_pcpu_distif_init();
|
||||
gicv2_cpuif_enable();
|
||||
|
||||
aml_thermal_unknown();
|
||||
}
|
||||
@@ -0,0 +1,117 @@
|
||||
/*
|
||||
* Copyright (c) 2018-2019, ARM Limited and Contributors. All rights reserved.
|
||||
*
|
||||
* SPDX-License-Identifier: BSD-3-Clause
|
||||
*/
|
||||
|
||||
#include <assert.h>
|
||||
#include <bl31/interrupt_mgmt.h>
|
||||
#include <common/bl_common.h>
|
||||
#include <common/ep_info.h>
|
||||
#include <lib/mmio.h>
|
||||
#include <lib/xlat_tables/xlat_tables_v2.h>
|
||||
#include <platform_def.h>
|
||||
#include <stdint.h>
|
||||
|
||||
/*******************************************************************************
|
||||
* Platform memory map regions
|
||||
******************************************************************************/
|
||||
#define MAP_NSDRAM0 MAP_REGION_FLAT(AML_NSDRAM0_BASE, \
|
||||
AML_NSDRAM0_SIZE, \
|
||||
MT_MEMORY | MT_RW | MT_NS)
|
||||
|
||||
#define MAP_NSDRAM1 MAP_REGION_FLAT(AML_NSDRAM1_BASE, \
|
||||
AML_NSDRAM1_SIZE, \
|
||||
MT_MEMORY | MT_RW | MT_NS)
|
||||
|
||||
#define MAP_SEC_DEVICE0 MAP_REGION_FLAT(AML_SEC_DEVICE0_BASE, \
|
||||
AML_SEC_DEVICE0_SIZE, \
|
||||
MT_DEVICE | MT_RW | MT_SECURE)
|
||||
|
||||
#define MAP_SEC_DEVICE1 MAP_REGION_FLAT(AML_SEC_DEVICE1_BASE, \
|
||||
AML_SEC_DEVICE1_SIZE, \
|
||||
MT_DEVICE | MT_RW | MT_SECURE)
|
||||
|
||||
#define MAP_TZRAM MAP_REGION_FLAT(AML_TZRAM_BASE, \
|
||||
AML_TZRAM_SIZE, \
|
||||
MT_DEVICE | MT_RW | MT_SECURE)
|
||||
|
||||
#define MAP_SEC_DEVICE2 MAP_REGION_FLAT(AML_SEC_DEVICE2_BASE, \
|
||||
AML_SEC_DEVICE2_SIZE, \
|
||||
MT_DEVICE | MT_RW | MT_SECURE)
|
||||
|
||||
#define MAP_SEC_DEVICE3 MAP_REGION_FLAT(AML_SEC_DEVICE3_BASE, \
|
||||
AML_SEC_DEVICE3_SIZE, \
|
||||
MT_DEVICE | MT_RW | MT_SECURE)
|
||||
|
||||
static const mmap_region_t gxbb_mmap[] = {
|
||||
MAP_NSDRAM0,
|
||||
MAP_NSDRAM1,
|
||||
MAP_SEC_DEVICE0,
|
||||
MAP_SEC_DEVICE1,
|
||||
MAP_TZRAM,
|
||||
MAP_SEC_DEVICE2,
|
||||
MAP_SEC_DEVICE3,
|
||||
{0}
|
||||
};
|
||||
|
||||
/*******************************************************************************
|
||||
* Per-image regions
|
||||
******************************************************************************/
|
||||
#define MAP_BL31 MAP_REGION_FLAT(BL31_BASE, \
|
||||
BL31_END - BL31_BASE, \
|
||||
MT_MEMORY | MT_RW | MT_SECURE)
|
||||
|
||||
#define MAP_BL_CODE MAP_REGION_FLAT(BL_CODE_BASE, \
|
||||
BL_CODE_END - BL_CODE_BASE, \
|
||||
MT_CODE | MT_SECURE)
|
||||
|
||||
#define MAP_BL_RO_DATA MAP_REGION_FLAT(BL_RO_DATA_BASE, \
|
||||
BL_RO_DATA_END - BL_RO_DATA_BASE, \
|
||||
MT_RO_DATA | MT_SECURE)
|
||||
|
||||
#define MAP_BL_COHERENT MAP_REGION_FLAT(BL_COHERENT_RAM_BASE, \
|
||||
BL_COHERENT_RAM_END - BL_COHERENT_RAM_BASE, \
|
||||
MT_DEVICE | MT_RW | MT_SECURE)
|
||||
|
||||
/*******************************************************************************
|
||||
* Function that sets up the translation tables.
|
||||
******************************************************************************/
|
||||
void aml_setup_page_tables(void)
|
||||
{
|
||||
#if IMAGE_BL31
|
||||
const mmap_region_t gxbb_bl_mmap[] = {
|
||||
MAP_BL31,
|
||||
MAP_BL_CODE,
|
||||
MAP_BL_RO_DATA,
|
||||
#if USE_COHERENT_MEM
|
||||
MAP_BL_COHERENT,
|
||||
#endif
|
||||
{0}
|
||||
};
|
||||
#endif
|
||||
|
||||
mmap_add(gxbb_bl_mmap);
|
||||
|
||||
mmap_add(gxbb_mmap);
|
||||
|
||||
init_xlat_tables();
|
||||
}
|
||||
|
||||
/*******************************************************************************
|
||||
* Function that returns the system counter frequency
|
||||
******************************************************************************/
|
||||
unsigned int plat_get_syscnt_freq2(void)
|
||||
{
|
||||
uint32_t val;
|
||||
|
||||
val = mmio_read_32(AML_SYS_CPU_CFG7);
|
||||
val &= 0xFDFFFFFF;
|
||||
mmio_write_32(AML_SYS_CPU_CFG7, val);
|
||||
|
||||
val = mmio_read_32(AML_AO_TIMESTAMP_CNTL);
|
||||
val &= 0xFFFFFE00;
|
||||
mmio_write_32(AML_AO_TIMESTAMP_CNTL, val);
|
||||
|
||||
return AML_OSC24M_CLK_IN_HZ;
|
||||
}
|
||||
@@ -0,0 +1,123 @@
|
||||
/*
|
||||
* Copyright (c) 2018-2019, ARM Limited and Contributors. All rights reserved.
|
||||
*
|
||||
* SPDX-License-Identifier: BSD-3-Clause
|
||||
*/
|
||||
|
||||
#ifndef GXBB_DEF_H
|
||||
#define GXBB_DEF_H
|
||||
|
||||
#include <lib/utils_def.h>
|
||||
|
||||
/*******************************************************************************
|
||||
* System oscillator
|
||||
******************************************************************************/
|
||||
#define AML_OSC24M_CLK_IN_HZ ULL(24000000) /* 24 MHz */
|
||||
|
||||
/*******************************************************************************
|
||||
* Memory regions
|
||||
******************************************************************************/
|
||||
#define AML_NSDRAM0_BASE UL(0x01000000)
|
||||
#define AML_NSDRAM0_SIZE UL(0x0F000000)
|
||||
|
||||
#define AML_NSDRAM1_BASE UL(0x10000000)
|
||||
#define AML_NSDRAM1_SIZE UL(0x00100000)
|
||||
|
||||
#define BL31_BASE UL(0x10100000)
|
||||
#define BL31_SIZE UL(0x000C0000)
|
||||
#define BL31_LIMIT (BL31_BASE + BL31_SIZE)
|
||||
|
||||
/* Shared memory used for SMC services */
|
||||
#define AML_SHARE_MEM_INPUT_BASE UL(0x100FE000)
|
||||
#define AML_SHARE_MEM_OUTPUT_BASE UL(0x100FF000)
|
||||
|
||||
#define AML_SEC_DEVICE0_BASE UL(0xC0000000)
|
||||
#define AML_SEC_DEVICE0_SIZE UL(0x09000000)
|
||||
|
||||
#define AML_SEC_DEVICE1_BASE UL(0xD0040000)
|
||||
#define AML_SEC_DEVICE1_SIZE UL(0x00008000)
|
||||
|
||||
#define AML_TZRAM_BASE UL(0xD9000000)
|
||||
#define AML_TZRAM_SIZE UL(0x00014000)
|
||||
/* Top 0xC000 bytes (up to 0xD9020000) used by BL2 */
|
||||
|
||||
/* Mailboxes */
|
||||
#define AML_MHU_SECURE_SCP_TO_AP_PAYLOAD UL(0xD9013800)
|
||||
#define AML_MHU_SECURE_AP_TO_SCP_PAYLOAD UL(0xD9013A00)
|
||||
#define AML_PSCI_MAILBOX_BASE UL(0xD9013F00)
|
||||
|
||||
#define AML_TZROM_BASE UL(0xD9040000)
|
||||
#define AML_TZROM_SIZE UL(0x00010000)
|
||||
|
||||
#define AML_SEC_DEVICE2_BASE UL(0xDA000000)
|
||||
#define AML_SEC_DEVICE2_SIZE UL(0x00200000)
|
||||
|
||||
#define AML_SEC_DEVICE3_BASE UL(0xDA800000)
|
||||
#define AML_SEC_DEVICE3_SIZE UL(0x00200000)
|
||||
|
||||
/*******************************************************************************
|
||||
* GIC-400 and interrupt handling related constants
|
||||
******************************************************************************/
|
||||
#define AML_GICD_BASE UL(0xC4301000)
|
||||
#define AML_GICC_BASE UL(0xC4302000)
|
||||
|
||||
#define IRQ_SEC_PHY_TIMER 29
|
||||
|
||||
#define IRQ_SEC_SGI_0 8
|
||||
#define IRQ_SEC_SGI_1 9
|
||||
#define IRQ_SEC_SGI_2 10
|
||||
#define IRQ_SEC_SGI_3 11
|
||||
#define IRQ_SEC_SGI_4 12
|
||||
#define IRQ_SEC_SGI_5 13
|
||||
#define IRQ_SEC_SGI_6 14
|
||||
#define IRQ_SEC_SGI_7 15
|
||||
|
||||
/*******************************************************************************
|
||||
* UART definitions
|
||||
******************************************************************************/
|
||||
#define AML_UART0_AO_BASE UL(0xC81004C0)
|
||||
#define AML_UART0_AO_CLK_IN_HZ AML_OSC24M_CLK_IN_HZ
|
||||
#define AML_UART_BAUDRATE U(115200)
|
||||
|
||||
/*******************************************************************************
|
||||
* Memory-mapped I/O Registers
|
||||
******************************************************************************/
|
||||
#define AML_AO_TIMESTAMP_CNTL UL(0xC81000B4)
|
||||
|
||||
#define AML_SYS_CPU_CFG7 UL(0xC8834664)
|
||||
|
||||
#define AML_AO_RTI_STATUS_REG3 UL(0xDA10001C)
|
||||
|
||||
#define AML_HIU_MAILBOX_SET_0 UL(0xDA83C404)
|
||||
#define AML_HIU_MAILBOX_STAT_0 UL(0xDA83C408)
|
||||
#define AML_HIU_MAILBOX_CLR_0 UL(0xDA83C40C)
|
||||
#define AML_HIU_MAILBOX_SET_3 UL(0xDA83C428)
|
||||
#define AML_HIU_MAILBOX_STAT_3 UL(0xDA83C42C)
|
||||
#define AML_HIU_MAILBOX_CLR_3 UL(0xDA83C430)
|
||||
|
||||
#define AML_SHA_DMA_BASE UL(0xC883E000)
|
||||
#define AML_SHA_DMA_DESC (AML_SHA_DMA_BASE + 0x08)
|
||||
#define AML_SHA_DMA_STATUS (AML_SHA_DMA_BASE + 0x18)
|
||||
|
||||
/*******************************************************************************
|
||||
* System Monitor Call IDs and arguments
|
||||
******************************************************************************/
|
||||
#define AML_SM_GET_SHARE_MEM_INPUT_BASE U(0x82000020)
|
||||
#define AML_SM_GET_SHARE_MEM_OUTPUT_BASE U(0x82000021)
|
||||
|
||||
#define AML_SM_EFUSE_READ U(0x82000030)
|
||||
#define AML_SM_EFUSE_USER_MAX U(0x82000033)
|
||||
|
||||
#define AML_SM_JTAG_ON U(0x82000040)
|
||||
#define AML_SM_JTAG_OFF U(0x82000041)
|
||||
#define AML_SM_GET_CHIP_ID U(0x82000044)
|
||||
|
||||
#define AML_JTAG_STATE_ON U(0)
|
||||
#define AML_JTAG_STATE_OFF U(1)
|
||||
|
||||
#define AML_JTAG_M3_AO U(0)
|
||||
#define AML_JTAG_M3_EE U(1)
|
||||
#define AML_JTAG_A53_AO U(2)
|
||||
#define AML_JTAG_A53_EE U(3)
|
||||
|
||||
#endif /* GXBB_DEF_H */
|
||||
@@ -0,0 +1,191 @@
|
||||
/*
|
||||
* Copyright (c) 2018-2019, ARM Limited and Contributors. All rights reserved.
|
||||
*
|
||||
* SPDX-License-Identifier: BSD-3-Clause
|
||||
*/
|
||||
|
||||
#include <arch_helpers.h>
|
||||
#include <assert.h>
|
||||
#include <common/debug.h>
|
||||
#include <drivers/arm/gicv2.h>
|
||||
#include <drivers/console.h>
|
||||
#include <errno.h>
|
||||
#include <lib/mmio.h>
|
||||
#include <lib/psci/psci.h>
|
||||
#include <plat/common/platform.h>
|
||||
#include <platform_def.h>
|
||||
|
||||
#include "aml_private.h"
|
||||
|
||||
#define SCPI_POWER_ON 0
|
||||
#define SCPI_POWER_RETENTION 1
|
||||
#define SCPI_POWER_OFF 3
|
||||
|
||||
#define SCPI_SYSTEM_SHUTDOWN 0
|
||||
#define SCPI_SYSTEM_REBOOT 1
|
||||
|
||||
static uintptr_t gxbb_sec_entrypoint;
|
||||
static volatile uint32_t gxbb_cpu0_go;
|
||||
|
||||
static void gxbb_program_mailbox(u_register_t mpidr, uint64_t value)
|
||||
{
|
||||
unsigned int core = plat_calc_core_pos(mpidr);
|
||||
uintptr_t cpu_mailbox_addr = AML_PSCI_MAILBOX_BASE + (core << 4);
|
||||
|
||||
mmio_write_64(cpu_mailbox_addr, value);
|
||||
flush_dcache_range(cpu_mailbox_addr, sizeof(uint64_t));
|
||||
}
|
||||
|
||||
static void __dead2 gxbb_system_reset(void)
|
||||
{
|
||||
INFO("BL31: PSCI_SYSTEM_RESET\n");
|
||||
|
||||
uint32_t status = mmio_read_32(AML_AO_RTI_STATUS_REG3);
|
||||
|
||||
NOTICE("BL31: Reboot reason: 0x%x\n", status);
|
||||
|
||||
status &= 0xFFFF0FF0;
|
||||
|
||||
console_flush();
|
||||
|
||||
mmio_write_32(AML_AO_RTI_STATUS_REG3, status);
|
||||
|
||||
int ret = aml_scpi_sys_power_state(SCPI_SYSTEM_REBOOT);
|
||||
|
||||
if (ret != 0) {
|
||||
ERROR("BL31: PSCI_SYSTEM_RESET: SCP error: %u\n", ret);
|
||||
panic();
|
||||
}
|
||||
|
||||
wfi();
|
||||
|
||||
ERROR("BL31: PSCI_SYSTEM_RESET: Operation not handled\n");
|
||||
panic();
|
||||
}
|
||||
|
||||
static void __dead2 gxbb_system_off(void)
|
||||
{
|
||||
INFO("BL31: PSCI_SYSTEM_OFF\n");
|
||||
|
||||
unsigned int ret = aml_scpi_sys_power_state(SCPI_SYSTEM_SHUTDOWN);
|
||||
|
||||
if (ret != 0) {
|
||||
ERROR("BL31: PSCI_SYSTEM_OFF: SCP error %u\n", ret);
|
||||
panic();
|
||||
}
|
||||
|
||||
gxbb_program_mailbox(read_mpidr_el1(), 0);
|
||||
|
||||
wfi();
|
||||
|
||||
ERROR("BL31: PSCI_SYSTEM_OFF: Operation not handled\n");
|
||||
panic();
|
||||
}
|
||||
|
||||
static int32_t gxbb_pwr_domain_on(u_register_t mpidr)
|
||||
{
|
||||
unsigned int core = plat_calc_core_pos(mpidr);
|
||||
|
||||
/* CPU0 can't be turned OFF, emulate it with a WFE loop */
|
||||
if (core == AML_PRIMARY_CPU) {
|
||||
VERBOSE("BL31: Releasing CPU0 from wait loop...\n");
|
||||
|
||||
gxbb_cpu0_go = 1;
|
||||
flush_dcache_range((uintptr_t)&gxbb_cpu0_go, sizeof(gxbb_cpu0_go));
|
||||
dsb();
|
||||
isb();
|
||||
|
||||
sev();
|
||||
|
||||
return PSCI_E_SUCCESS;
|
||||
}
|
||||
|
||||
gxbb_program_mailbox(mpidr, gxbb_sec_entrypoint);
|
||||
aml_scpi_set_css_power_state(mpidr,
|
||||
SCPI_POWER_ON, SCPI_POWER_ON, SCPI_POWER_ON);
|
||||
dmbsy();
|
||||
sev();
|
||||
|
||||
return PSCI_E_SUCCESS;
|
||||
}
|
||||
|
||||
static void gxbb_pwr_domain_on_finish(const psci_power_state_t *target_state)
|
||||
{
|
||||
unsigned int core = plat_calc_core_pos(read_mpidr_el1());
|
||||
|
||||
assert(target_state->pwr_domain_state[MPIDR_AFFLVL0] ==
|
||||
PLAT_LOCAL_STATE_OFF);
|
||||
|
||||
if (core == AML_PRIMARY_CPU) {
|
||||
gxbb_cpu0_go = 0;
|
||||
flush_dcache_range((uintptr_t)&gxbb_cpu0_go, sizeof(gxbb_cpu0_go));
|
||||
dsb();
|
||||
isb();
|
||||
}
|
||||
|
||||
gicv2_pcpu_distif_init();
|
||||
gicv2_cpuif_enable();
|
||||
}
|
||||
|
||||
static void gxbb_pwr_domain_off(const psci_power_state_t *target_state)
|
||||
{
|
||||
u_register_t mpidr = read_mpidr_el1();
|
||||
unsigned int core = plat_calc_core_pos(mpidr);
|
||||
uintptr_t addr = AML_PSCI_MAILBOX_BASE + 8 + (core << 4);
|
||||
|
||||
mmio_write_32(addr, 0xFFFFFFFF);
|
||||
flush_dcache_range(addr, sizeof(uint32_t));
|
||||
|
||||
gicv2_cpuif_disable();
|
||||
|
||||
/* CPU0 can't be turned OFF, emulate it with a WFE loop */
|
||||
if (core == AML_PRIMARY_CPU)
|
||||
return;
|
||||
|
||||
aml_scpi_set_css_power_state(mpidr,
|
||||
SCPI_POWER_OFF, SCPI_POWER_ON, SCPI_POWER_ON);
|
||||
}
|
||||
|
||||
static void __dead2 gxbb_pwr_domain_pwr_down_wfi(const psci_power_state_t
|
||||
*target_state)
|
||||
{
|
||||
unsigned int core = plat_calc_core_pos(read_mpidr_el1());
|
||||
|
||||
/* CPU0 can't be turned OFF, emulate it with a WFE loop */
|
||||
if (core == AML_PRIMARY_CPU) {
|
||||
VERBOSE("BL31: CPU0 entering wait loop...\n");
|
||||
|
||||
while (gxbb_cpu0_go == 0)
|
||||
wfe();
|
||||
|
||||
VERBOSE("BL31: CPU0 resumed.\n");
|
||||
|
||||
write_rmr_el3(RMR_EL3_RR_BIT | RMR_EL3_AA64_BIT);
|
||||
}
|
||||
|
||||
dsbsy();
|
||||
|
||||
for (;;)
|
||||
wfi();
|
||||
}
|
||||
|
||||
/*******************************************************************************
|
||||
* Platform handlers and setup function.
|
||||
******************************************************************************/
|
||||
static const plat_psci_ops_t gxbb_ops = {
|
||||
.pwr_domain_on = gxbb_pwr_domain_on,
|
||||
.pwr_domain_on_finish = gxbb_pwr_domain_on_finish,
|
||||
.pwr_domain_off = gxbb_pwr_domain_off,
|
||||
.pwr_domain_pwr_down_wfi = gxbb_pwr_domain_pwr_down_wfi,
|
||||
.system_off = gxbb_system_off,
|
||||
.system_reset = gxbb_system_reset,
|
||||
};
|
||||
|
||||
int plat_setup_psci_ops(uintptr_t sec_entrypoint,
|
||||
const plat_psci_ops_t **psci_ops)
|
||||
{
|
||||
gxbb_sec_entrypoint = sec_entrypoint;
|
||||
*psci_ops = &gxbb_ops;
|
||||
gxbb_cpu0_go = 0;
|
||||
return 0;
|
||||
}
|
||||
+66
@@ -0,0 +1,66 @@
|
||||
/*
|
||||
* Copyright (c) 2018-2019, ARM Limited and Contributors. All rights reserved.
|
||||
*
|
||||
* SPDX-License-Identifier: BSD-3-Clause
|
||||
*/
|
||||
|
||||
#ifndef PLATFORM_DEF_H
|
||||
#define PLATFORM_DEF_H
|
||||
|
||||
#include <arch.h>
|
||||
#include <lib/utils_def.h>
|
||||
|
||||
#include "../gxbb_def.h"
|
||||
|
||||
#define PLATFORM_LINKER_FORMAT "elf64-littleaarch64"
|
||||
#define PLATFORM_LINKER_ARCH aarch64
|
||||
|
||||
/* Special value used to verify platform parameters from BL2 to BL31 */
|
||||
#define AML_BL31_PLAT_PARAM_VAL ULL(0x0F1E2D3C4B5A6978)
|
||||
|
||||
#define PLATFORM_STACK_SIZE UL(0x1000)
|
||||
|
||||
#define PLATFORM_MAX_CPUS_PER_CLUSTER U(4)
|
||||
#define PLATFORM_CLUSTER_COUNT U(1)
|
||||
#define PLATFORM_CLUSTER0_CORE_COUNT PLATFORM_MAX_CPUS_PER_CLUSTER
|
||||
#define PLATFORM_CORE_COUNT PLATFORM_CLUSTER0_CORE_COUNT
|
||||
|
||||
#define AML_PRIMARY_CPU U(0)
|
||||
|
||||
#define PLAT_MAX_PWR_LVL MPIDR_AFFLVL1
|
||||
#define PLAT_NUM_PWR_DOMAINS (PLATFORM_CLUSTER_COUNT + \
|
||||
PLATFORM_CORE_COUNT)
|
||||
|
||||
#define PLAT_MAX_RET_STATE U(1)
|
||||
#define PLAT_MAX_OFF_STATE U(2)
|
||||
|
||||
/* Local power state for power domains in Run state. */
|
||||
#define PLAT_LOCAL_STATE_RUN U(0)
|
||||
/* Local power state for retention. Valid only for CPU power domains */
|
||||
#define PLAT_LOCAL_STATE_RET U(1)
|
||||
/* Local power state for power-down. Valid for CPU and cluster power domains. */
|
||||
#define PLAT_LOCAL_STATE_OFF U(2)
|
||||
|
||||
/*
|
||||
* Macros used to parse state information from State-ID if it is using the
|
||||
* recommended encoding for State-ID.
|
||||
*/
|
||||
#define PLAT_LOCAL_PSTATE_WIDTH U(4)
|
||||
#define PLAT_LOCAL_PSTATE_MASK ((U(1) << PLAT_LOCAL_PSTATE_WIDTH) - 1)
|
||||
|
||||
/*
|
||||
* Some data must be aligned on the biggest cache line size in the platform.
|
||||
* This is known only to the platform as it might have a combination of
|
||||
* integrated and external caches.
|
||||
*/
|
||||
#define CACHE_WRITEBACK_SHIFT U(6)
|
||||
#define CACHE_WRITEBACK_GRANULE (U(1) << CACHE_WRITEBACK_SHIFT)
|
||||
|
||||
/* Memory-related defines */
|
||||
#define PLAT_PHY_ADDR_SPACE_SIZE (ULL(1) << 32)
|
||||
#define PLAT_VIRT_ADDR_SPACE_SIZE (ULL(1) << 32)
|
||||
|
||||
#define MAX_MMAP_REGIONS 12
|
||||
#define MAX_XLAT_TABLES 5
|
||||
|
||||
#endif /* PLATFORM_DEF_H */
|
||||
@@ -0,0 +1,75 @@
|
||||
#
|
||||
# Copyright (c) 2018-2019, ARM Limited and Contributors. All rights reserved.
|
||||
#
|
||||
# SPDX-License-Identifier: BSD-3-Clause
|
||||
#
|
||||
|
||||
include lib/xlat_tables_v2/xlat_tables.mk
|
||||
|
||||
AML_PLAT := plat/amlogic
|
||||
AML_PLAT_SOC := ${AML_PLAT}/${PLAT}
|
||||
AML_PLAT_COMMON := ${AML_PLAT}/common
|
||||
|
||||
PLAT_INCLUDES := -Iinclude/drivers/amlogic/ \
|
||||
-I${AML_PLAT_SOC}/include \
|
||||
-I${AML_PLAT_COMMON}/include
|
||||
|
||||
GIC_SOURCES := drivers/arm/gic/common/gic_common.c \
|
||||
drivers/arm/gic/v2/gicv2_main.c \
|
||||
drivers/arm/gic/v2/gicv2_helpers.c \
|
||||
plat/common/plat_gicv2.c
|
||||
|
||||
BL31_SOURCES += lib/cpus/aarch64/cortex_a53.S \
|
||||
plat/common/plat_psci_common.c \
|
||||
drivers/amlogic/console/aarch64/meson_console.S \
|
||||
${AML_PLAT_SOC}/${PLAT}_bl31_setup.c \
|
||||
${AML_PLAT_SOC}/${PLAT}_pm.c \
|
||||
${AML_PLAT_SOC}/${PLAT}_common.c \
|
||||
${AML_PLAT_COMMON}/aarch64/aml_helpers.S \
|
||||
${AML_PLAT_COMMON}/aml_efuse.c \
|
||||
${AML_PLAT_COMMON}/aml_mhu.c \
|
||||
${AML_PLAT_COMMON}/aml_scpi.c \
|
||||
${AML_PLAT_COMMON}/aml_sip_svc.c \
|
||||
${AML_PLAT_COMMON}/aml_thermal.c \
|
||||
${AML_PLAT_COMMON}/aml_topology.c \
|
||||
${AML_PLAT_COMMON}/aml_console.c \
|
||||
${XLAT_TABLES_LIB_SRCS} \
|
||||
${GIC_SOURCES}
|
||||
|
||||
# Tune compiler for Cortex-A53
|
||||
ifeq ($(notdir $(CC)),armclang)
|
||||
TF_CFLAGS_aarch64 += -mcpu=cortex-a53
|
||||
else ifneq ($(findstring clang,$(notdir $(CC))),)
|
||||
TF_CFLAGS_aarch64 += -mcpu=cortex-a53
|
||||
else
|
||||
TF_CFLAGS_aarch64 += -mtune=cortex-a53
|
||||
endif
|
||||
|
||||
# Build config flags
|
||||
# ------------------
|
||||
|
||||
# Enable all errata workarounds for Cortex-A53
|
||||
ERRATA_A53_826319 := 1
|
||||
ERRATA_A53_835769 := 1
|
||||
ERRATA_A53_836870 := 1
|
||||
ERRATA_A53_843419 := 1
|
||||
ERRATA_A53_855873 := 1
|
||||
|
||||
WORKAROUND_CVE_2017_5715 := 0
|
||||
|
||||
# Have different sections for code and rodata
|
||||
SEPARATE_CODE_AND_RODATA := 1
|
||||
|
||||
# Use Coherent memory
|
||||
USE_COHERENT_MEM := 1
|
||||
|
||||
# Verify build config
|
||||
# -------------------
|
||||
|
||||
ifneq (${RESET_TO_BL31}, 0)
|
||||
$(error Error: ${PLAT} needs RESET_TO_BL31=0)
|
||||
endif
|
||||
|
||||
ifeq (${ARCH},aarch32)
|
||||
$(error Error: AArch32 not supported on ${PLAT})
|
||||
endif
|
||||
@@ -0,0 +1,162 @@
|
||||
/*
|
||||
* Copyright (c) 2018-2019, ARM Limited and Contributors. All rights reserved.
|
||||
*
|
||||
* SPDX-License-Identifier: BSD-3-Clause
|
||||
*/
|
||||
|
||||
#include <assert.h>
|
||||
#include <common/bl_common.h>
|
||||
#include <common/interrupt_props.h>
|
||||
#include <drivers/arm/gicv2.h>
|
||||
#include <lib/mmio.h>
|
||||
#include <lib/xlat_tables/xlat_mmu_helpers.h>
|
||||
#include <plat/common/platform.h>
|
||||
#include <platform_def.h>
|
||||
|
||||
#include "aml_private.h"
|
||||
|
||||
/*
|
||||
* Placeholder variables for copying the arguments that have been passed to
|
||||
* BL31 from BL2.
|
||||
*/
|
||||
static entry_point_info_t bl33_image_ep_info;
|
||||
static image_info_t bl30_image_info;
|
||||
static image_info_t bl301_image_info;
|
||||
|
||||
/*******************************************************************************
|
||||
* Return a pointer to the 'entry_point_info' structure of the next image for
|
||||
* the security state specified. BL33 corresponds to the non-secure image type
|
||||
* while BL32 corresponds to the secure image type. A NULL pointer is returned
|
||||
* if the image does not exist.
|
||||
******************************************************************************/
|
||||
entry_point_info_t *bl31_plat_get_next_image_ep_info(uint32_t type)
|
||||
{
|
||||
entry_point_info_t *next_image_info;
|
||||
|
||||
assert(type == NON_SECURE);
|
||||
|
||||
next_image_info = &bl33_image_ep_info;
|
||||
|
||||
/* None of the images can have 0x0 as the entrypoint. */
|
||||
if (next_image_info->pc != 0U) {
|
||||
return next_image_info;
|
||||
} else {
|
||||
return NULL;
|
||||
}
|
||||
}
|
||||
|
||||
/*******************************************************************************
|
||||
* Perform any BL31 early platform setup. Here is an opportunity to copy
|
||||
* parameters passed by the calling EL (S-EL1 in BL2 & S-EL3 in BL1) before
|
||||
* they are lost (potentially). This needs to be done before the MMU is
|
||||
* initialized so that the memory layout can be used while creating page
|
||||
* tables. BL2 has flushed this information to memory, so we are guaranteed
|
||||
* to pick up good data.
|
||||
******************************************************************************/
|
||||
struct gxl_bl31_param {
|
||||
param_header_t h;
|
||||
image_info_t *bl31_image_info;
|
||||
entry_point_info_t *bl32_ep_info;
|
||||
image_info_t *bl32_image_info;
|
||||
entry_point_info_t *bl33_ep_info;
|
||||
image_info_t *bl33_image_info;
|
||||
image_info_t *scp_image_info[];
|
||||
};
|
||||
|
||||
void bl31_early_platform_setup2(u_register_t arg0, u_register_t arg1,
|
||||
u_register_t arg2, u_register_t arg3)
|
||||
{
|
||||
struct gxl_bl31_param *from_bl2;
|
||||
|
||||
/* Initialize the console to provide early debug support */
|
||||
aml_console_init();
|
||||
|
||||
/* Check that params passed from BL2 are not NULL. */
|
||||
from_bl2 = (struct gxl_bl31_param *) arg0;
|
||||
|
||||
/* Check params passed from BL2 are not NULL. */
|
||||
assert(from_bl2 != NULL);
|
||||
assert(from_bl2->h.type == PARAM_BL31);
|
||||
assert(from_bl2->h.version >= VERSION_1);
|
||||
|
||||
/*
|
||||
* Copy BL33 entry point information. It is stored in Secure RAM, in
|
||||
* BL2's address space.
|
||||
*/
|
||||
bl33_image_ep_info = *from_bl2->bl33_ep_info;
|
||||
|
||||
if (bl33_image_ep_info.pc == 0U) {
|
||||
ERROR("BL31: BL33 entrypoint not obtained from BL2\n");
|
||||
panic();
|
||||
}
|
||||
|
||||
bl30_image_info = *from_bl2->scp_image_info[0];
|
||||
bl301_image_info = *from_bl2->scp_image_info[1];
|
||||
}
|
||||
|
||||
void bl31_plat_arch_setup(void)
|
||||
{
|
||||
aml_setup_page_tables();
|
||||
|
||||
enable_mmu_el3(0);
|
||||
}
|
||||
|
||||
static inline bool gxl_scp_ready(void)
|
||||
{
|
||||
return AML_AO_RTI_SCP_IS_READY(mmio_read_32(AML_AO_RTI_SCP_STAT));
|
||||
}
|
||||
|
||||
static inline void gxl_scp_boot(void)
|
||||
{
|
||||
aml_scpi_upload_scp_fw(bl30_image_info.image_base,
|
||||
bl30_image_info.image_size, 0);
|
||||
aml_scpi_upload_scp_fw(bl301_image_info.image_base,
|
||||
bl301_image_info.image_size, 1);
|
||||
while (!gxl_scp_ready())
|
||||
;
|
||||
}
|
||||
|
||||
/*******************************************************************************
|
||||
* GICv2 driver setup information
|
||||
******************************************************************************/
|
||||
static const interrupt_prop_t gxl_interrupt_props[] = {
|
||||
INTR_PROP_DESC(IRQ_SEC_PHY_TIMER, GIC_HIGHEST_SEC_PRIORITY,
|
||||
GICV2_INTR_GROUP0, GIC_INTR_CFG_LEVEL),
|
||||
INTR_PROP_DESC(IRQ_SEC_SGI_0, GIC_HIGHEST_SEC_PRIORITY,
|
||||
GICV2_INTR_GROUP0, GIC_INTR_CFG_LEVEL),
|
||||
INTR_PROP_DESC(IRQ_SEC_SGI_1, GIC_HIGHEST_SEC_PRIORITY,
|
||||
GICV2_INTR_GROUP0, GIC_INTR_CFG_LEVEL),
|
||||
INTR_PROP_DESC(IRQ_SEC_SGI_2, GIC_HIGHEST_SEC_PRIORITY,
|
||||
GICV2_INTR_GROUP0, GIC_INTR_CFG_LEVEL),
|
||||
INTR_PROP_DESC(IRQ_SEC_SGI_3, GIC_HIGHEST_SEC_PRIORITY,
|
||||
GICV2_INTR_GROUP0, GIC_INTR_CFG_LEVEL),
|
||||
INTR_PROP_DESC(IRQ_SEC_SGI_4, GIC_HIGHEST_SEC_PRIORITY,
|
||||
GICV2_INTR_GROUP0, GIC_INTR_CFG_LEVEL),
|
||||
INTR_PROP_DESC(IRQ_SEC_SGI_5, GIC_HIGHEST_SEC_PRIORITY,
|
||||
GICV2_INTR_GROUP0, GIC_INTR_CFG_LEVEL),
|
||||
INTR_PROP_DESC(IRQ_SEC_SGI_6, GIC_HIGHEST_SEC_PRIORITY,
|
||||
GICV2_INTR_GROUP0, GIC_INTR_CFG_LEVEL),
|
||||
INTR_PROP_DESC(IRQ_SEC_SGI_7, GIC_HIGHEST_SEC_PRIORITY,
|
||||
GICV2_INTR_GROUP0, GIC_INTR_CFG_LEVEL),
|
||||
};
|
||||
|
||||
static const gicv2_driver_data_t gxl_gic_data = {
|
||||
.gicd_base = AML_GICD_BASE,
|
||||
.gicc_base = AML_GICC_BASE,
|
||||
.interrupt_props = gxl_interrupt_props,
|
||||
.interrupt_props_num = ARRAY_SIZE(gxl_interrupt_props),
|
||||
};
|
||||
|
||||
void bl31_platform_setup(void)
|
||||
{
|
||||
aml_mhu_secure_init();
|
||||
|
||||
gicv2_driver_init(&gxl_gic_data);
|
||||
gicv2_distif_init();
|
||||
gicv2_pcpu_distif_init();
|
||||
gicv2_cpuif_enable();
|
||||
|
||||
gxl_scp_boot();
|
||||
|
||||
aml_thermal_unknown();
|
||||
}
|
||||
@@ -0,0 +1,117 @@
|
||||
/*
|
||||
* Copyright (c) 2018-2019, ARM Limited and Contributors. All rights reserved.
|
||||
*
|
||||
* SPDX-License-Identifier: BSD-3-Clause
|
||||
*/
|
||||
|
||||
#include <assert.h>
|
||||
#include <bl31/interrupt_mgmt.h>
|
||||
#include <common/bl_common.h>
|
||||
#include <common/ep_info.h>
|
||||
#include <lib/mmio.h>
|
||||
#include <lib/xlat_tables/xlat_tables_v2.h>
|
||||
#include <platform_def.h>
|
||||
#include <stdint.h>
|
||||
|
||||
/*******************************************************************************
|
||||
* Platform memory map regions
|
||||
******************************************************************************/
|
||||
#define MAP_NSDRAM0 MAP_REGION_FLAT(AML_NSDRAM0_BASE, \
|
||||
AML_NSDRAM0_SIZE, \
|
||||
MT_MEMORY | MT_RW | MT_NS)
|
||||
|
||||
#define MAP_NSDRAM1 MAP_REGION_FLAT(AML_NSDRAM1_BASE, \
|
||||
AML_NSDRAM1_SIZE, \
|
||||
MT_MEMORY | MT_RW | MT_NS)
|
||||
|
||||
#define MAP_SEC_DEVICE0 MAP_REGION_FLAT(AML_SEC_DEVICE0_BASE, \
|
||||
AML_SEC_DEVICE0_SIZE, \
|
||||
MT_DEVICE | MT_RW | MT_SECURE)
|
||||
|
||||
#define MAP_SEC_DEVICE1 MAP_REGION_FLAT(AML_SEC_DEVICE1_BASE, \
|
||||
AML_SEC_DEVICE1_SIZE, \
|
||||
MT_DEVICE | MT_RW | MT_SECURE)
|
||||
|
||||
#define MAP_TZRAM MAP_REGION_FLAT(AML_TZRAM_BASE, \
|
||||
AML_TZRAM_SIZE, \
|
||||
MT_DEVICE | MT_RW | MT_SECURE)
|
||||
|
||||
#define MAP_SEC_DEVICE2 MAP_REGION_FLAT(AML_SEC_DEVICE2_BASE, \
|
||||
AML_SEC_DEVICE2_SIZE, \
|
||||
MT_DEVICE | MT_RW | MT_SECURE)
|
||||
|
||||
#define MAP_SEC_DEVICE3 MAP_REGION_FLAT(AML_SEC_DEVICE3_BASE, \
|
||||
AML_SEC_DEVICE3_SIZE, \
|
||||
MT_DEVICE | MT_RW | MT_SECURE)
|
||||
|
||||
static const mmap_region_t gxl_mmap[] = {
|
||||
MAP_NSDRAM0,
|
||||
MAP_NSDRAM1,
|
||||
MAP_SEC_DEVICE0,
|
||||
MAP_SEC_DEVICE1,
|
||||
MAP_TZRAM,
|
||||
MAP_SEC_DEVICE2,
|
||||
MAP_SEC_DEVICE3,
|
||||
{0}
|
||||
};
|
||||
|
||||
/*******************************************************************************
|
||||
* Per-image regions
|
||||
******************************************************************************/
|
||||
#define MAP_BL31 MAP_REGION_FLAT(BL31_BASE, \
|
||||
BL31_END - BL31_BASE, \
|
||||
MT_MEMORY | MT_RW | MT_SECURE)
|
||||
|
||||
#define MAP_BL_CODE MAP_REGION_FLAT(BL_CODE_BASE, \
|
||||
BL_CODE_END - BL_CODE_BASE, \
|
||||
MT_CODE | MT_SECURE)
|
||||
|
||||
#define MAP_BL_RO_DATA MAP_REGION_FLAT(BL_RO_DATA_BASE, \
|
||||
BL_RO_DATA_END - BL_RO_DATA_BASE, \
|
||||
MT_RO_DATA | MT_SECURE)
|
||||
|
||||
#define MAP_BL_COHERENT MAP_REGION_FLAT(BL_COHERENT_RAM_BASE, \
|
||||
BL_COHERENT_RAM_END - BL_COHERENT_RAM_BASE, \
|
||||
MT_DEVICE | MT_RW | MT_SECURE)
|
||||
|
||||
/*******************************************************************************
|
||||
* Function that sets up the translation tables.
|
||||
******************************************************************************/
|
||||
void aml_setup_page_tables(void)
|
||||
{
|
||||
#if IMAGE_BL31
|
||||
const mmap_region_t gxl_bl_mmap[] = {
|
||||
MAP_BL31,
|
||||
MAP_BL_CODE,
|
||||
MAP_BL_RO_DATA,
|
||||
#if USE_COHERENT_MEM
|
||||
MAP_BL_COHERENT,
|
||||
#endif
|
||||
{0}
|
||||
};
|
||||
#endif
|
||||
|
||||
mmap_add(gxl_bl_mmap);
|
||||
|
||||
mmap_add(gxl_mmap);
|
||||
|
||||
init_xlat_tables();
|
||||
}
|
||||
|
||||
/*******************************************************************************
|
||||
* Function that returns the system counter frequency
|
||||
******************************************************************************/
|
||||
unsigned int plat_get_syscnt_freq2(void)
|
||||
{
|
||||
uint32_t val;
|
||||
|
||||
val = mmio_read_32(AML_SYS_CPU_CFG7);
|
||||
val &= 0xFDFFFFFF;
|
||||
mmio_write_32(AML_SYS_CPU_CFG7, val);
|
||||
|
||||
val = mmio_read_32(AML_AO_TIMESTAMP_CNTL);
|
||||
val &= 0xFFFFFE00;
|
||||
mmio_write_32(AML_AO_TIMESTAMP_CNTL, val);
|
||||
|
||||
return AML_OSC24M_CLK_IN_HZ;
|
||||
}
|
||||
@@ -0,0 +1,133 @@
|
||||
/*
|
||||
* Copyright (c) 2018-2019, ARM Limited and Contributors. All rights reserved.
|
||||
*
|
||||
* SPDX-License-Identifier: BSD-3-Clause
|
||||
*/
|
||||
|
||||
#ifndef GXL_DEF_H
|
||||
#define GXL_DEF_H
|
||||
|
||||
#include <lib/utils_def.h>
|
||||
|
||||
/*******************************************************************************
|
||||
* System oscillator
|
||||
******************************************************************************/
|
||||
#define AML_OSC24M_CLK_IN_HZ ULL(24000000) /* 24 MHz */
|
||||
|
||||
/*******************************************************************************
|
||||
* Memory regions
|
||||
******************************************************************************/
|
||||
#define AML_NSDRAM0_BASE UL(0x01000000)
|
||||
#define AML_NSDRAM0_SIZE UL(0x0F000000)
|
||||
|
||||
#define AML_NSDRAM1_BASE UL(0x10000000)
|
||||
#define AML_NSDRAM1_SIZE UL(0x00100000)
|
||||
|
||||
#define BL31_BASE UL(0x05100000)
|
||||
#define BL31_SIZE UL(0x000C0000)
|
||||
#define BL31_LIMIT (BL31_BASE + BL31_SIZE)
|
||||
|
||||
/* Shared memory used for SMC services */
|
||||
#define AML_SHARE_MEM_INPUT_BASE UL(0x050FE000)
|
||||
#define AML_SHARE_MEM_OUTPUT_BASE UL(0x050FF000)
|
||||
|
||||
#define AML_SEC_DEVICE0_BASE UL(0xC0000000)
|
||||
#define AML_SEC_DEVICE0_SIZE UL(0x09000000)
|
||||
|
||||
#define AML_SEC_DEVICE1_BASE UL(0xD0040000)
|
||||
#define AML_SEC_DEVICE1_SIZE UL(0x00008000)
|
||||
|
||||
#define AML_TZRAM_BASE UL(0xD9000000)
|
||||
#define AML_TZRAM_SIZE UL(0x00014000)
|
||||
/* Top 0xC000 bytes (up to 0xD9020000) used by BL2 */
|
||||
|
||||
/* Mailboxes */
|
||||
#define AML_MHU_SECURE_SCP_TO_AP_PAYLOAD UL(0xD9013800)
|
||||
#define AML_MHU_SECURE_AP_TO_SCP_PAYLOAD UL(0xD9013A00)
|
||||
#define AML_PSCI_MAILBOX_BASE UL(0xD9013F00)
|
||||
|
||||
// * [ 1K] 0xD901_3800 - 0xD901_3BFF Secure Mailbox (3)
|
||||
// * [ 1K] 0xD901_3400 - 0xD901_37FF High Mailbox (2) *
|
||||
// * [ 1K] 0xD901_3000 - 0xD901_33FF High Mailbox (1) *
|
||||
|
||||
#define AML_TZROM_BASE UL(0xD9040000)
|
||||
#define AML_TZROM_SIZE UL(0x00010000)
|
||||
|
||||
#define AML_SEC_DEVICE2_BASE UL(0xDA000000)
|
||||
#define AML_SEC_DEVICE2_SIZE UL(0x00200000)
|
||||
|
||||
#define AML_SEC_DEVICE3_BASE UL(0xDA800000)
|
||||
#define AML_SEC_DEVICE3_SIZE UL(0x00200000)
|
||||
|
||||
/*******************************************************************************
|
||||
* GIC-400 and interrupt handling related constants
|
||||
******************************************************************************/
|
||||
#define AML_GICD_BASE UL(0xC4301000)
|
||||
#define AML_GICC_BASE UL(0xC4302000)
|
||||
|
||||
#define IRQ_SEC_PHY_TIMER 29
|
||||
|
||||
#define IRQ_SEC_SGI_0 8
|
||||
#define IRQ_SEC_SGI_1 9
|
||||
#define IRQ_SEC_SGI_2 10
|
||||
#define IRQ_SEC_SGI_3 11
|
||||
#define IRQ_SEC_SGI_4 12
|
||||
#define IRQ_SEC_SGI_5 13
|
||||
#define IRQ_SEC_SGI_6 14
|
||||
#define IRQ_SEC_SGI_7 15
|
||||
|
||||
/*******************************************************************************
|
||||
* UART definitions
|
||||
******************************************************************************/
|
||||
#define AML_UART0_AO_BASE UL(0xC81004C0)
|
||||
#define AML_UART0_AO_CLK_IN_HZ AML_OSC24M_CLK_IN_HZ
|
||||
#define AML_UART_BAUDRATE U(115200)
|
||||
|
||||
/*******************************************************************************
|
||||
* Memory-mapped I/O Registers
|
||||
******************************************************************************/
|
||||
#define AML_AO_TIMESTAMP_CNTL UL(0xC81000B4)
|
||||
|
||||
#define AML_SYS_CPU_CFG7 UL(0xC8834664)
|
||||
|
||||
#define AML_AO_RTI_STATUS_REG3 UL(0xDA10001C)
|
||||
#define AML_AO_RTI_SCP_STAT UL(0xDA10023C)
|
||||
#define AML_AO_RTI_SCP_READY_OFF U(0x14)
|
||||
#define AML_A0_RTI_SCP_READY_MASK U(3)
|
||||
#define AML_AO_RTI_SCP_IS_READY(v) \
|
||||
((((v) >> AML_AO_RTI_SCP_READY_OFF) & \
|
||||
AML_A0_RTI_SCP_READY_MASK) == AML_A0_RTI_SCP_READY_MASK)
|
||||
|
||||
#define AML_HIU_MAILBOX_SET_0 UL(0xDA83C404)
|
||||
#define AML_HIU_MAILBOX_STAT_0 UL(0xDA83C408)
|
||||
#define AML_HIU_MAILBOX_CLR_0 UL(0xDA83C40C)
|
||||
#define AML_HIU_MAILBOX_SET_3 UL(0xDA83C428)
|
||||
#define AML_HIU_MAILBOX_STAT_3 UL(0xDA83C42C)
|
||||
#define AML_HIU_MAILBOX_CLR_3 UL(0xDA83C430)
|
||||
|
||||
#define AML_SHA_DMA_BASE UL(0xC883E000)
|
||||
#define AML_SHA_DMA_DESC (AML_SHA_DMA_BASE + 0x08)
|
||||
#define AML_SHA_DMA_STATUS (AML_SHA_DMA_BASE + 0x18)
|
||||
|
||||
/*******************************************************************************
|
||||
* System Monitor Call IDs and arguments
|
||||
******************************************************************************/
|
||||
#define AML_SM_GET_SHARE_MEM_INPUT_BASE U(0x82000020)
|
||||
#define AML_SM_GET_SHARE_MEM_OUTPUT_BASE U(0x82000021)
|
||||
|
||||
#define AML_SM_EFUSE_READ U(0x82000030)
|
||||
#define AML_SM_EFUSE_USER_MAX U(0x82000033)
|
||||
|
||||
#define AML_SM_JTAG_ON U(0x82000040)
|
||||
#define AML_SM_JTAG_OFF U(0x82000041)
|
||||
#define AML_SM_GET_CHIP_ID U(0x82000044)
|
||||
|
||||
#define AML_JTAG_STATE_ON U(0)
|
||||
#define AML_JTAG_STATE_OFF U(1)
|
||||
|
||||
#define AML_JTAG_M3_AO U(0)
|
||||
#define AML_JTAG_M3_EE U(1)
|
||||
#define AML_JTAG_A53_AO U(2)
|
||||
#define AML_JTAG_A53_EE U(3)
|
||||
|
||||
#endif /* GXL_DEF_H */
|
||||
@@ -0,0 +1,214 @@
|
||||
/*
|
||||
* Copyright (c) 2018-2019, ARM Limited and Contributors. All rights reserved.
|
||||
*
|
||||
* SPDX-License-Identifier: BSD-3-Clause
|
||||
*/
|
||||
|
||||
#include <arch_helpers.h>
|
||||
#include <assert.h>
|
||||
#include <common/debug.h>
|
||||
#include <drivers/arm/gicv2.h>
|
||||
#include <drivers/console.h>
|
||||
#include <errno.h>
|
||||
#include <lib/mmio.h>
|
||||
#include <lib/psci/psci.h>
|
||||
#include <plat/common/platform.h>
|
||||
#include <platform_def.h>
|
||||
|
||||
#include "aml_private.h"
|
||||
|
||||
#define SCPI_POWER_ON 0
|
||||
#define SCPI_POWER_RETENTION 1
|
||||
#define SCPI_POWER_OFF 3
|
||||
|
||||
#define SCPI_SYSTEM_SHUTDOWN 0
|
||||
#define SCPI_SYSTEM_REBOOT 1
|
||||
|
||||
static uintptr_t gxl_sec_entrypoint;
|
||||
static volatile uint32_t gxl_cpu0_go;
|
||||
|
||||
static void gxl_pm_set_reset_addr(u_register_t mpidr, uint64_t value)
|
||||
{
|
||||
unsigned int core = plat_calc_core_pos(mpidr);
|
||||
uintptr_t cpu_mailbox_addr = AML_PSCI_MAILBOX_BASE + (core << 4);
|
||||
|
||||
mmio_write_64(cpu_mailbox_addr, value);
|
||||
}
|
||||
|
||||
static void gxl_pm_reset(u_register_t mpidr)
|
||||
{
|
||||
unsigned int core = plat_calc_core_pos(mpidr);
|
||||
uintptr_t cpu_mailbox_addr = AML_PSCI_MAILBOX_BASE + (core << 4) + 8;
|
||||
|
||||
mmio_write_32(cpu_mailbox_addr, 0);
|
||||
}
|
||||
|
||||
static void __dead2 gxl_system_reset(void)
|
||||
{
|
||||
INFO("BL31: PSCI_SYSTEM_RESET\n");
|
||||
|
||||
u_register_t mpidr = read_mpidr_el1();
|
||||
uint32_t status = mmio_read_32(AML_AO_RTI_STATUS_REG3);
|
||||
int ret;
|
||||
|
||||
NOTICE("BL31: Reboot reason: 0x%x\n", status);
|
||||
|
||||
status &= 0xFFFF0FF0;
|
||||
|
||||
console_flush();
|
||||
|
||||
mmio_write_32(AML_AO_RTI_STATUS_REG3, status);
|
||||
|
||||
ret = aml_scpi_sys_power_state(SCPI_SYSTEM_REBOOT);
|
||||
|
||||
if (ret != 0) {
|
||||
ERROR("BL31: PSCI_SYSTEM_RESET: SCP error: %i\n", ret);
|
||||
panic();
|
||||
}
|
||||
|
||||
gxl_pm_reset(mpidr);
|
||||
|
||||
wfi();
|
||||
|
||||
ERROR("BL31: PSCI_SYSTEM_RESET: Operation not handled\n");
|
||||
panic();
|
||||
}
|
||||
|
||||
static void __dead2 gxl_system_off(void)
|
||||
{
|
||||
INFO("BL31: PSCI_SYSTEM_OFF\n");
|
||||
|
||||
u_register_t mpidr = read_mpidr_el1();
|
||||
int ret;
|
||||
|
||||
ret = aml_scpi_sys_power_state(SCPI_SYSTEM_SHUTDOWN);
|
||||
|
||||
if (ret != 0) {
|
||||
ERROR("BL31: PSCI_SYSTEM_OFF: SCP error %i\n", ret);
|
||||
panic();
|
||||
}
|
||||
|
||||
gxl_pm_set_reset_addr(mpidr, 0);
|
||||
gxl_pm_reset(mpidr);
|
||||
|
||||
wfi();
|
||||
|
||||
ERROR("BL31: PSCI_SYSTEM_OFF: Operation not handled\n");
|
||||
panic();
|
||||
}
|
||||
|
||||
static int32_t gxl_pwr_domain_on(u_register_t mpidr)
|
||||
{
|
||||
unsigned int core = plat_calc_core_pos(mpidr);
|
||||
|
||||
/* CPU0 can't be turned OFF, emulate it with a WFE loop */
|
||||
if (core == AML_PRIMARY_CPU) {
|
||||
VERBOSE("BL31: Releasing CPU0 from wait loop...\n");
|
||||
|
||||
gxl_cpu0_go = 1;
|
||||
flush_dcache_range((uintptr_t)&gxl_cpu0_go,
|
||||
sizeof(gxl_cpu0_go));
|
||||
dsb();
|
||||
isb();
|
||||
|
||||
sev();
|
||||
|
||||
return PSCI_E_SUCCESS;
|
||||
}
|
||||
|
||||
gxl_pm_set_reset_addr(mpidr, gxl_sec_entrypoint);
|
||||
aml_scpi_set_css_power_state(mpidr,
|
||||
SCPI_POWER_ON, SCPI_POWER_ON, SCPI_POWER_ON);
|
||||
dmbsy();
|
||||
sev();
|
||||
|
||||
return PSCI_E_SUCCESS;
|
||||
}
|
||||
|
||||
static void gxl_pwr_domain_on_finish(const psci_power_state_t *target_state)
|
||||
{
|
||||
unsigned int core = plat_calc_core_pos(read_mpidr_el1());
|
||||
|
||||
assert(target_state->pwr_domain_state[MPIDR_AFFLVL0] ==
|
||||
PLAT_LOCAL_STATE_OFF);
|
||||
|
||||
if (core == AML_PRIMARY_CPU) {
|
||||
gxl_cpu0_go = 0;
|
||||
flush_dcache_range((uintptr_t)&gxl_cpu0_go,
|
||||
sizeof(gxl_cpu0_go));
|
||||
dsb();
|
||||
isb();
|
||||
}
|
||||
|
||||
gicv2_pcpu_distif_init();
|
||||
gicv2_cpuif_enable();
|
||||
}
|
||||
|
||||
static void gxl_pwr_domain_off(const psci_power_state_t *target_state)
|
||||
{
|
||||
u_register_t mpidr = read_mpidr_el1();
|
||||
unsigned int core = plat_calc_core_pos(mpidr);
|
||||
|
||||
gicv2_cpuif_disable();
|
||||
|
||||
/* CPU0 can't be turned OFF, emulate it with a WFE loop */
|
||||
if (core == AML_PRIMARY_CPU)
|
||||
return;
|
||||
|
||||
aml_scpi_set_css_power_state(mpidr,
|
||||
SCPI_POWER_OFF, SCPI_POWER_ON, SCPI_POWER_ON);
|
||||
}
|
||||
|
||||
static void __dead2 gxl_pwr_domain_pwr_down_wfi(const psci_power_state_t
|
||||
*target_state)
|
||||
{
|
||||
u_register_t mpidr = read_mpidr_el1();
|
||||
unsigned int core = plat_calc_core_pos(mpidr);
|
||||
|
||||
/* CPU0 can't be turned OFF, emulate it with a WFE loop */
|
||||
if (core == AML_PRIMARY_CPU) {
|
||||
VERBOSE("BL31: CPU0 entering wait loop...\n");
|
||||
|
||||
while (gxl_cpu0_go == 0)
|
||||
wfe();
|
||||
|
||||
VERBOSE("BL31: CPU0 resumed.\n");
|
||||
|
||||
/*
|
||||
* Because setting CPU0's warm reset entrypoint through PSCI
|
||||
* mailbox and/or mmio mapped RVBAR (0xda834650) does not seem
|
||||
* to work, jump to it manually.
|
||||
* In order to avoid an assert, mmu has to be disabled.
|
||||
*/
|
||||
disable_mmu_el3();
|
||||
((void(*)(void))gxl_sec_entrypoint)();
|
||||
}
|
||||
|
||||
dsbsy();
|
||||
gxl_pm_set_reset_addr(mpidr, 0);
|
||||
gxl_pm_reset(mpidr);
|
||||
|
||||
for (;;)
|
||||
wfi();
|
||||
}
|
||||
|
||||
/*******************************************************************************
|
||||
* Platform handlers and setup function.
|
||||
******************************************************************************/
|
||||
static const plat_psci_ops_t gxl_ops = {
|
||||
.pwr_domain_on = gxl_pwr_domain_on,
|
||||
.pwr_domain_on_finish = gxl_pwr_domain_on_finish,
|
||||
.pwr_domain_off = gxl_pwr_domain_off,
|
||||
.pwr_domain_pwr_down_wfi = gxl_pwr_domain_pwr_down_wfi,
|
||||
.system_off = gxl_system_off,
|
||||
.system_reset = gxl_system_reset,
|
||||
};
|
||||
|
||||
int plat_setup_psci_ops(uintptr_t sec_entrypoint,
|
||||
const plat_psci_ops_t **psci_ops)
|
||||
{
|
||||
gxl_sec_entrypoint = sec_entrypoint;
|
||||
*psci_ops = &gxl_ops;
|
||||
gxl_cpu0_go = 0;
|
||||
return 0;
|
||||
}
|
||||
+63
@@ -0,0 +1,63 @@
|
||||
/*
|
||||
* Copyright (c) 2018-2019, ARM Limited and Contributors. All rights reserved.
|
||||
*
|
||||
* SPDX-License-Identifier: BSD-3-Clause
|
||||
*/
|
||||
|
||||
#ifndef PLATFORM_DEF_H
|
||||
#define PLATFORM_DEF_H
|
||||
|
||||
#include <arch.h>
|
||||
#include <lib/utils_def.h>
|
||||
|
||||
#include "../gxl_def.h"
|
||||
|
||||
#define PLATFORM_LINKER_FORMAT "elf64-littleaarch64"
|
||||
#define PLATFORM_LINKER_ARCH aarch64
|
||||
|
||||
#define PLATFORM_STACK_SIZE UL(0x1000)
|
||||
|
||||
#define PLATFORM_MAX_CPUS_PER_CLUSTER U(4)
|
||||
#define PLATFORM_CLUSTER_COUNT U(1)
|
||||
#define PLATFORM_CLUSTER0_CORE_COUNT PLATFORM_MAX_CPUS_PER_CLUSTER
|
||||
#define PLATFORM_CORE_COUNT PLATFORM_CLUSTER0_CORE_COUNT
|
||||
|
||||
#define AML_PRIMARY_CPU U(0)
|
||||
|
||||
#define PLAT_MAX_PWR_LVL MPIDR_AFFLVL1
|
||||
#define PLAT_NUM_PWR_DOMAINS (PLATFORM_CLUSTER_COUNT + \
|
||||
PLATFORM_CORE_COUNT)
|
||||
|
||||
#define PLAT_MAX_RET_STATE U(1)
|
||||
#define PLAT_MAX_OFF_STATE U(2)
|
||||
|
||||
/* Local power state for power domains in Run state. */
|
||||
#define PLAT_LOCAL_STATE_RUN U(0)
|
||||
/* Local power state for retention. Valid only for CPU power domains */
|
||||
#define PLAT_LOCAL_STATE_RET U(1)
|
||||
/* Local power state for power-down. Valid for CPU and cluster power domains. */
|
||||
#define PLAT_LOCAL_STATE_OFF U(2)
|
||||
|
||||
/*
|
||||
* Macros used to parse state information from State-ID if it is using the
|
||||
* recommended encoding for State-ID.
|
||||
*/
|
||||
#define PLAT_LOCAL_PSTATE_WIDTH U(4)
|
||||
#define PLAT_LOCAL_PSTATE_MASK ((U(1) << PLAT_LOCAL_PSTATE_WIDTH) - 1)
|
||||
|
||||
/*
|
||||
* Some data must be aligned on the biggest cache line size in the platform.
|
||||
* This is known only to the platform as it might have a combination of
|
||||
* integrated and external caches.
|
||||
*/
|
||||
#define CACHE_WRITEBACK_SHIFT U(6)
|
||||
#define CACHE_WRITEBACK_GRANULE (U(1) << CACHE_WRITEBACK_SHIFT)
|
||||
|
||||
/* Memory-related defines */
|
||||
#define PLAT_PHY_ADDR_SPACE_SIZE (ULL(1) << 32)
|
||||
#define PLAT_VIRT_ADDR_SPACE_SIZE (ULL(1) << 32)
|
||||
|
||||
#define MAX_MMAP_REGIONS 12
|
||||
#define MAX_XLAT_TABLES 6
|
||||
|
||||
#endif /* PLATFORM_DEF_H */
|
||||
@@ -0,0 +1,91 @@
|
||||
#
|
||||
# Copyright (c) 2018-2019, ARM Limited and Contributors. All rights reserved.
|
||||
#
|
||||
# SPDX-License-Identifier: BSD-3-Clause
|
||||
#
|
||||
|
||||
include lib/xlat_tables_v2/xlat_tables.mk
|
||||
|
||||
AML_PLAT := plat/amlogic
|
||||
AML_PLAT_SOC := ${AML_PLAT}/${PLAT}
|
||||
AML_PLAT_COMMON := ${AML_PLAT}/common
|
||||
|
||||
DOIMAGEPATH ?= tools/amlogic
|
||||
DOIMAGETOOL ?= ${DOIMAGEPATH}/doimage
|
||||
|
||||
PLAT_INCLUDES := -Iinclude/drivers/amlogic/ \
|
||||
-I${AML_PLAT_SOC}/include \
|
||||
-I${AML_PLAT_COMMON}/include
|
||||
|
||||
GIC_SOURCES := drivers/arm/gic/common/gic_common.c \
|
||||
drivers/arm/gic/v2/gicv2_main.c \
|
||||
drivers/arm/gic/v2/gicv2_helpers.c \
|
||||
plat/common/plat_gicv2.c
|
||||
|
||||
BL31_SOURCES += lib/cpus/aarch64/cortex_a53.S \
|
||||
plat/common/plat_psci_common.c \
|
||||
drivers/amlogic/console/aarch64/meson_console.S \
|
||||
${AML_PLAT_SOC}/${PLAT}_bl31_setup.c \
|
||||
${AML_PLAT_SOC}/${PLAT}_pm.c \
|
||||
${AML_PLAT_SOC}/${PLAT}_common.c \
|
||||
${AML_PLAT_COMMON}/aarch64/aml_helpers.S \
|
||||
${AML_PLAT_COMMON}/aml_efuse.c \
|
||||
${AML_PLAT_COMMON}/aml_mhu.c \
|
||||
${AML_PLAT_COMMON}/aml_scpi.c \
|
||||
${AML_PLAT_COMMON}/aml_sip_svc.c \
|
||||
${AML_PLAT_COMMON}/aml_thermal.c \
|
||||
${AML_PLAT_COMMON}/aml_topology.c \
|
||||
${AML_PLAT_COMMON}/aml_console.c \
|
||||
drivers/amlogic/crypto/sha_dma.c \
|
||||
${XLAT_TABLES_LIB_SRCS} \
|
||||
${GIC_SOURCES}
|
||||
|
||||
# Tune compiler for Cortex-A53
|
||||
ifeq ($(notdir $(CC)),armclang)
|
||||
TF_CFLAGS_aarch64 += -mcpu=cortex-a53
|
||||
else ifneq ($(findstring clang,$(notdir $(CC))),)
|
||||
TF_CFLAGS_aarch64 += -mcpu=cortex-a53
|
||||
else
|
||||
TF_CFLAGS_aarch64 += -mtune=cortex-a53
|
||||
endif
|
||||
|
||||
# Build config flags
|
||||
# ------------------
|
||||
|
||||
# Enable all errata workarounds for Cortex-A53
|
||||
ERRATA_A53_855873 := 1
|
||||
ERRATA_A53_819472 := 1
|
||||
ERRATA_A53_824069 := 1
|
||||
ERRATA_A53_827319 := 1
|
||||
|
||||
WORKAROUND_CVE_2017_5715 := 0
|
||||
|
||||
# Have different sections for code and rodata
|
||||
SEPARATE_CODE_AND_RODATA := 1
|
||||
|
||||
# Use Coherent memory
|
||||
USE_COHERENT_MEM := 1
|
||||
|
||||
# Verify build config
|
||||
# -------------------
|
||||
|
||||
ifneq (${RESET_TO_BL31}, 0)
|
||||
$(error Error: ${PLAT} needs RESET_TO_BL31=0)
|
||||
endif
|
||||
|
||||
ifeq (${ARCH},aarch32)
|
||||
$(error Error: AArch32 not supported on ${PLAT})
|
||||
endif
|
||||
|
||||
all: ${BUILD_PLAT}/bl31.img
|
||||
distclean realclean clean: cleanimage
|
||||
|
||||
cleanimage:
|
||||
${Q}${MAKE} -C ${DOIMAGEPATH} clean
|
||||
|
||||
${DOIMAGETOOL}:
|
||||
${Q}${MAKE} -C ${DOIMAGEPATH}
|
||||
|
||||
${BUILD_PLAT}/bl31.img: ${BUILD_PLAT}/bl31.bin ${DOIMAGETOOL}
|
||||
${DOIMAGETOOL} ${BUILD_PLAT}/bl31.bin ${BUILD_PLAT}/bl31.img
|
||||
|
||||
Reference in New Issue
Block a user