GK SDK 源码库: XMIPCLinuxV100R005C00SPC030 (kernel/tools/open_source excluded)
This commit is contained in:
+185
@@ -0,0 +1,185 @@
|
||||
/*
|
||||
* Copyright 2018-2021 NXP
|
||||
*
|
||||
* SPDX-License-Identifier: BSD-3-Clause
|
||||
*/
|
||||
#include <string.h>
|
||||
|
||||
#include <common/debug.h>
|
||||
#include <ddr.h>
|
||||
#include <lib/utils.h>
|
||||
|
||||
#include <platform_def.h>
|
||||
|
||||
#ifdef CONFIG_STATIC_DDR
|
||||
const struct ddr_cfg_regs static_1600 = {
|
||||
.cs[0].config = U(0x80040422),
|
||||
.cs[0].bnds = U(0xFF),
|
||||
.sdram_cfg[0] = U(0xE50C0004),
|
||||
.sdram_cfg[1] = U(0x401100),
|
||||
.timing_cfg[0] = U(0x91550018),
|
||||
.timing_cfg[1] = U(0xBAB40C42),
|
||||
.timing_cfg[2] = U(0x48C111),
|
||||
.timing_cfg[3] = U(0x1111000),
|
||||
.timing_cfg[4] = U(0x2),
|
||||
.timing_cfg[5] = U(0x3401400),
|
||||
.timing_cfg[7] = U(0x23300000),
|
||||
.timing_cfg[8] = U(0x2114600),
|
||||
.sdram_mode[0] = U(0x3010210),
|
||||
.sdram_mode[9] = U(0x4000000),
|
||||
.sdram_mode[8] = U(0x500),
|
||||
.sdram_mode[2] = U(0x10210),
|
||||
.sdram_mode[10] = U(0x400),
|
||||
.sdram_mode[11] = U(0x4000000),
|
||||
.sdram_mode[4] = U(0x10210),
|
||||
.sdram_mode[12] = U(0x400),
|
||||
.sdram_mode[13] = U(0x4000000),
|
||||
.sdram_mode[6] = U(0x10210),
|
||||
.sdram_mode[14] = U(0x400),
|
||||
.sdram_mode[15] = U(0x4000000),
|
||||
.interval = U(0x18600618),
|
||||
.data_init = U(0xdeadbeef),
|
||||
.zq_cntl = U(0x8A090705),
|
||||
.clk_cntl = U(0x2000000),
|
||||
.cdr[0] = U(0x80040000),
|
||||
.cdr[1] = U(0xA181),
|
||||
.wrlvl_cntl[0] = U(0x8675F605),
|
||||
.wrlvl_cntl[1] = U(0x6070700),
|
||||
.wrlvl_cntl[2] = U(0x0000008),
|
||||
.dq_map[0] = U(0x5b65b658),
|
||||
.dq_map[1] = U(0xd96d8000),
|
||||
.dq_map[2] = U(0),
|
||||
.dq_map[3] = U(0x1600000),
|
||||
.debug[28] = U(0x00700046),
|
||||
};
|
||||
|
||||
unsigned long long board_static_ddr(struct ddr_info *priv)
|
||||
{
|
||||
memcpy(&priv->ddr_reg, &static_1600, sizeof(static_1600));
|
||||
return ULL(0x100000000);
|
||||
}
|
||||
|
||||
#else
|
||||
|
||||
static const struct rc_timing rcz[] = {
|
||||
{1600, 8, 5},
|
||||
{}
|
||||
};
|
||||
|
||||
static const struct board_timing ram[] = {
|
||||
{0x1f, rcz, 0x1020200, 0x00000003},
|
||||
};
|
||||
|
||||
int ddr_board_options(struct ddr_info *priv)
|
||||
{
|
||||
int ret;
|
||||
struct memctl_opt *popts = &priv->opt;
|
||||
|
||||
ret = cal_board_params(priv, ram, ARRAY_SIZE(ram));
|
||||
if (ret != 0) {
|
||||
return ret;
|
||||
}
|
||||
|
||||
popts->bstopre = U(0x40); /* precharge value */
|
||||
popts->half_strength_drive_en = 1;
|
||||
popts->cpo_sample = U(0x46);
|
||||
popts->ddr_cdr1 = DDR_CDR1_DHC_EN |
|
||||
DDR_CDR1_ODT(DDR_CDR_ODT_80ohm);
|
||||
popts->ddr_cdr2 = DDR_CDR2_ODT(DDR_CDR_ODT_80ohm) |
|
||||
DDR_CDR2_VREF_OVRD(70); /* Vref = 70% */
|
||||
|
||||
popts->addr_hash = 1; /* address hashing */
|
||||
return 0;
|
||||
}
|
||||
|
||||
/* DDR model number: MT40A1G8SA-075:E */
|
||||
struct dimm_params ddr_raw_timing = {
|
||||
.n_ranks = U(1),
|
||||
.rank_density = ULL(4294967296),
|
||||
.capacity = ULL(4294967296),
|
||||
.primary_sdram_width = U(32),
|
||||
.ec_sdram_width = U(4),
|
||||
.rdimm = U(0),
|
||||
.mirrored_dimm = U(0),
|
||||
.n_row_addr = U(16),
|
||||
.n_col_addr = U(10),
|
||||
.bank_group_bits = U(2),
|
||||
.edc_config = U(2),
|
||||
.burst_lengths_bitmask = U(0x0c),
|
||||
.tckmin_x_ps = 750,
|
||||
.tckmax_ps = 1900,
|
||||
.caslat_x = U(0x0001FFE00),
|
||||
.taa_ps = 13500,
|
||||
.trcd_ps = 13500,
|
||||
.trp_ps = 13500,
|
||||
.tras_ps = 32000,
|
||||
.trc_ps = 45500,
|
||||
.twr_ps = 15000,
|
||||
.trfc1_ps = 350000,
|
||||
.trfc2_ps = 260000,
|
||||
.trfc4_ps = 160000,
|
||||
.tfaw_ps = 21000,
|
||||
.trrds_ps = 3000,
|
||||
.trrdl_ps = 4900,
|
||||
.tccdl_ps = 5000,
|
||||
.refresh_rate_ps = U(7800000),
|
||||
.dq_mapping[0] = U(0x16),
|
||||
.dq_mapping[1] = U(0x36),
|
||||
.dq_mapping[2] = U(0x16),
|
||||
.dq_mapping[3] = U(0x36),
|
||||
.dq_mapping[4] = U(0x16),
|
||||
.dq_mapping[5] = U(0x36),
|
||||
.dq_mapping[6] = U(0x16),
|
||||
.dq_mapping[7] = U(0x36),
|
||||
.dq_mapping[8] = U(0x16),
|
||||
.dq_mapping[9] = U(0x0),
|
||||
.dq_mapping[10] = U(0x0),
|
||||
.dq_mapping[11] = U(0x0),
|
||||
.dq_mapping[12] = U(0x0),
|
||||
.dq_mapping[13] = U(0x0),
|
||||
.dq_mapping[14] = U(0x0),
|
||||
.dq_mapping[15] = U(0x0),
|
||||
.dq_mapping[16] = U(0x0),
|
||||
.dq_mapping[17] = U(0x0),
|
||||
.dq_mapping_ors = U(0),
|
||||
.rc = U(0x1f),
|
||||
};
|
||||
|
||||
int ddr_get_ddr_params(struct dimm_params *pdimm,
|
||||
struct ddr_conf *conf)
|
||||
{
|
||||
static const char dimm_model[] = "Fixed DDR on board";
|
||||
|
||||
conf->dimm_in_use[0] = 1;
|
||||
memcpy(pdimm, &ddr_raw_timing, sizeof(struct dimm_params));
|
||||
memcpy(pdimm->mpart, dimm_model, sizeof(dimm_model) - 1);
|
||||
|
||||
return 1;
|
||||
}
|
||||
#endif
|
||||
|
||||
int64_t init_ddr(void)
|
||||
{
|
||||
struct ddr_info info;
|
||||
struct sysinfo sys;
|
||||
int64_t dram_size;
|
||||
|
||||
zeromem(&sys, sizeof(sys));
|
||||
get_clocks(&sys);
|
||||
debug("platform clock %lu\n", sys.freq_platform);
|
||||
debug("DDR PLL1 %lu\n", sys.freq_ddr_pll0);
|
||||
|
||||
zeromem(&info, sizeof(struct ddr_info));
|
||||
info.num_ctlrs = 1;
|
||||
info.dimm_on_ctlr = 1;
|
||||
info.clk = get_ddr_freq(&sys, 0);
|
||||
info.ddr[0] = (void *)NXP_DDR_ADDR;
|
||||
|
||||
dram_size = dram_init(&info);
|
||||
|
||||
if (dram_size < 0) {
|
||||
ERROR("DDR init failed.\n");
|
||||
}
|
||||
|
||||
return dram_size;
|
||||
}
|
||||
Reference in New Issue
Block a user